Energy-efficient synthesis of periodic task systems upon identical multiprocessor platforms

Proceedings - International Conference on Distributed Computing Systems

Volumn 24, Issue , 2004, Pages 428-435

  Anderson, James H ^a   Baruah, Sanjoy K ^a  

^a UNIVERSITY OF NORTH CAROLINA   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CMOS INTEGRATED CIRCUITS; COMPUTATION THEORY; ELECTRIC POTENTIAL; ENERGY UTILIZATION; REAL TIME SYSTEMS;

COMPUTING CAPACITY; ENERGY EFFICIENT SYNTHESIS; PERIODIC TASK SYSTEMS; REAL TIME WORKLOAD;

MULTIPROCESSING PROGRAMS;

EID: 2442442197     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/icdcs.2004.1281609     Document Type: Conference Paper

References (17)

1. J. Anderson and A. Srinivasan. Early release fair scheduling. In Proceedings of the EuroMicro Conference on Real-Time Systems, pages 35-43, Stockholm, Sweden, June 2000. IEEE Computer Society Press.
2. S. Baruah. Utilization bounds for the fixed-priority scheduling of periodic task systems on identical multiprocessors. Technical Report TR03-022, Department of Computer Science, The University of North Carolina, June 2003.
3. S. Baruah, N. Cohen, G. Plaxton, and D. Varvel. Proportionate progress: A notion of fairness in resource allocation. Algorithmica, 15(6):600-625, June 1996.
4. M. Bhardwaj, R. Min, and A. Chandrakasan. Power-aware systems. In Proceedings of the 34th Asilomar Conference on Signals, Systems, and Computers, volume 2, pages 1695-1701, Nov. 2000.
5. A. P. Chandrakasan, S. Sheng, and R. W. Brodersen. Low-power CMOS digital design. IEEE Journal of Solid-State Circuits, 27(4):119-123, 1992.
6. A. Ferrari, S. Garue, M. Peri, S. Pezzini, L. Valsecchi, F. Andretta, and W. Nesci. The design and implementation of a dual-core platform for power-train systems. In Convergence 2000, Detriot (MI), USA, October 2000.
7. P. Gai, G. Lipari, and M. di Natale. Minimizing memory utilization of real-time task sets in single and multiprocessor systems-on-a-chip. In Proceedings of the IEEE Real-Time Systems Symposium. IEEE Computer Society Press, December 2001.
8. P. J. M. Havinga and G. J. M. Smith. Design techniques for low-power systems. Journal of Systems Architecture, 46(1), 2000.
9. I. Hong, D. Kirovski, G. Qu, M. Potkonjak, and M. B. Srivastava. Power optimization of variable voltage core-based systems. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 18(12):1702-14, 1999.
10. I. Hong, M. Potkonjak, and M. B. Srivastava. On-line scheduling of hard real-time tasks on a variable voltage processor. In International Conference on Computer Aided Design (ICCAD-98), pages 653-656, N. Y., Nov. 8-12 1998. ACM Press.
11. D. Kang, S. Crago, and J. Suh. Power-Aware design synthesis techniques for distributed Real-Time systems. In C. Norris and J. B. F. Jr., editors, Proceedings of the Workshop on Languages, Compilers and Tools for Embedded Systems (LCTES-01), volume 36, 8 of ACM SIGPLAN Notices, pages 20-28, New York, June 22-23 2001. ACM Press.
12. H. Kopetz and G. Grünsteidl. TTP - A time-triggered protocol for fault-tolerant real-time systems. In J.-C. Laprie, editor, Proceedings of the 23rd Annual International Symposium on Fault-Tolerant Computing (FTCS '93), pages 524-533, Toulouse, France, June 1993. IEEE Computer Society Press.
13. J. M. Lopez, M. Garcia, J. L. Diaz, and D. F. Garcia. Worstcase utilization bound for EDF scheduling in real-time multiprocessor systems. In Proceedings of the EuroMicro Conference on Real-Time Systems, pages 25-34, Stockholm, Sweden, June 2000. IEEE Computer Society Press.
14. T. Mudge. Power: A first class design constraint for future architectures. IEEE Computer, 34(4):52-58, April 2001.
15. J. Suh, D.-I. Kang, and S. Crago. Dynamic power management of multiprocessor systems. In 16th International Parallel and Distributed Processing Symposium, page 97, Washington - Brussels - Tokyo, Apr. 2002. IEEE.
16. W. Wolfe. Computers as Components: Principles of Embedded Computing Systems Design. Morgan Kaufmann Publishers, 2000.
17. F. Yao, A. Demers, and S. Shenker. A scheduling model for reduced CPU energy. In IEEE, editor, 36th Annual Symposium on Foundations of Computer Science: October 23-25, 1995, Milwaukee, Wisconsin, pages 374-382, 1109 Spring Street, Suite 300, Silver Spring, MD 20910, USA, 1995. IEEE Computer Society Press.