메뉴 건너뛰기




Volumn 52, Issue 7, 2005, Pages 366-369

A Novel Systolic Array Structure for DCT

Author keywords

Discrete cosine transform (DCT); fast convolution; systolic array; very large scale integration (VLSI) implementation

Indexed keywords

ALGORITHMS; COSINE TRANSFORMS; MATRIX ALGEBRA; SYSTOLIC ARRAYS;

EID: 24044544189     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2005.850432     Document Type: Article
Times cited : (51)

References (8)
  • 2
    • 0027235173 scopus 로고
    • A new array architecture for prime-length discrete cosine transform
    • Jan.
    • J. I. Guo, C. M. Liu, and C. W. Jen, “A new array architecture for prime-length discrete cosine transform,” IEEE Trans. Signal Process., vol. 41, no. 1, pp. 436–442, Jan. 1993.
    • (1993) IEEE Trans. Signal Process. , vol.41 , Issue.1 , pp. 436-442
    • Guo, J.I.1    Liu, C.M.2    Jen, C.W.3
  • 3
    • 0029698804 scopus 로고    scopus 로고
    • Novel systolic array design for discrete cosine transform with high throughput rate
    • May
    • D. F. Chiper, “Novel systolic array design for discrete cosine transform with high throughput rate,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 2, May 1996, pp. 746–749.
    • (1996) Proc. IEEE Int. Symp. Circuits and Systems , vol.2 , pp. 746-749
    • Chiper, D.F.1
  • 4
    • 0030713256 scopus 로고    scopus 로고
    • A new systolic array algorithm for memory-based VLSI array implementation of DCT
    • Jul.
    • D. F. Chiper, “A new systolic array algorithm for memory-based VLSI array implementation of DCT,” in Proc. 2nd IEEE Symp. Computers and Communications, Jul. 1997, pp. 297–301.
    • (1997) Proc. 2nd IEEE Symp. Computers and Communications , pp. 297-301
    • Chiper, D.F.1
  • 5
    • 0036725647 scopus 로고    scopus 로고
    • A systolicarray architecture for the discrete sine transform
    • Sep.
    • D. F. Chiper, M. N. S. Swamy, M. O. Ahmad, and T. Stouraitis, “A systolicarray architecture for the discrete sine transform,” IEEE Trans. Signal Process., vol. 50, no. 9, pp. 2347–2354, Sep. 2002.
    • (2002) IEEE Trans. Signal Process. , vol.50 , Issue.9 , pp. 2347-2354
    • Chiper, D.F.1    Swamy, M.N.S.2    Ahmad, M.O.3    Stouraitis, T.4
  • 7
    • 0029309310 scopus 로고
    • A class of fast cyclic convolution algorithms based on block pseudocirculants
    • May
    • M. Teixeira and D. Rodriguez, “A class of fast cyclic convolution algorithms based on block pseudocirculants,” IEEE Signal Process. Lett., vol. 2, no. 5, pp. 92–94, May 1995.
    • (1995) IEEE Signal Process. Lett. , vol.2 , Issue.5 , pp. 92-94
    • Teixeira, M.1    Rodriguez, D.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.