-
1
-
-
0026929637
-
The efficient memory-based VLSI array designs for DFT and DCT
-
Oct.
-
J. I. Guo, C. M. Liu, and C. W. Jen, “The efficient memory-based VLSI array designs for DFT and DCT,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 39, no. 10, pp. 723–733, Oct. 1992.
-
(1992)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.
, vol.39
, Issue.10
, pp. 723-733
-
-
Guo, J.I.1
Liu, C.M.2
Jen, C.W.3
-
2
-
-
0027235173
-
A new array architecture for prime-length discrete cosine transform
-
Jan.
-
J. I. Guo, C. M. Liu, and C. W. Jen, “A new array architecture for prime-length discrete cosine transform,” IEEE Trans. Signal Process., vol. 41, no. 1, pp. 436–442, Jan. 1993.
-
(1993)
IEEE Trans. Signal Process.
, vol.41
, Issue.1
, pp. 436-442
-
-
Guo, J.I.1
Liu, C.M.2
Jen, C.W.3
-
3
-
-
0029698804
-
Novel systolic array design for discrete cosine transform with high throughput rate
-
May
-
D. F. Chiper, “Novel systolic array design for discrete cosine transform with high throughput rate,” in Proc. IEEE Int. Symp. Circuits and Systems, vol. 2, May 1996, pp. 746–749.
-
(1996)
Proc. IEEE Int. Symp. Circuits and Systems
, vol.2
, pp. 746-749
-
-
Chiper, D.F.1
-
4
-
-
0030713256
-
A new systolic array algorithm for memory-based VLSI array implementation of DCT
-
Jul.
-
D. F. Chiper, “A new systolic array algorithm for memory-based VLSI array implementation of DCT,” in Proc. 2nd IEEE Symp. Computers and Communications, Jul. 1997, pp. 297–301.
-
(1997)
Proc. 2nd IEEE Symp. Computers and Communications
, pp. 297-301
-
-
Chiper, D.F.1
-
5
-
-
0036725647
-
A systolicarray architecture for the discrete sine transform
-
Sep.
-
D. F. Chiper, M. N. S. Swamy, M. O. Ahmad, and T. Stouraitis, “A systolicarray architecture for the discrete sine transform,” IEEE Trans. Signal Process., vol. 50, no. 9, pp. 2347–2354, Sep. 2002.
-
(2002)
IEEE Trans. Signal Process.
, vol.50
, Issue.9
, pp. 2347-2354
-
-
Chiper, D.F.1
Swamy, M.N.S.2
Ahmad, M.O.3
Stouraitis, T.4
-
6
-
-
0017626205
-
A prime factor FFT algorithm using high-speed convolution
-
Aug.
-
D. Kolba and T. Parks, “A prime factor FFT algorithm using high-speed convolution,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. SP-29, pp. 281–294, Aug. 1977.
-
(1977)
IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process.
, vol.SP-29
, pp. 281-294
-
-
Kolba, D.1
Parks, T.2
-
7
-
-
0029309310
-
A class of fast cyclic convolution algorithms based on block pseudocirculants
-
May
-
M. Teixeira and D. Rodriguez, “A class of fast cyclic convolution algorithms based on block pseudocirculants,” IEEE Signal Process. Lett., vol. 2, no. 5, pp. 92–94, May 1995.
-
(1995)
IEEE Signal Process. Lett.
, vol.2
, Issue.5
, pp. 92-94
-
-
Teixeira, M.1
Rodriguez, D.2
-
8
-
-
0017589919
-
New algorithms for digital convolution
-
Oct.
-
R. C. Agarwal and J. W. Cooley, “New algorithms for digital convolution,” IEEE Trans. Acoust., Speech, Signal Process., vol. ASSP-25, no. 5, pp. 392–410, Oct. 1977.
-
(1977)
IEEE Trans. Acoust., Speech, Signal Process.
, vol.ASSP-25
, Issue.5
, pp. 392-410
-
-
Agarwal, R.C.1
Cooley, J.W.2
|