Predicting load transient response of output voltage in DC-DC converters

Conference Proceedings - IEEE Applied Power Electronics Conference and Exposition - APEC

Volumn 2, Issue , 2004, Pages 1339-1344

  Gezgin, Cahit ^a  

^a Tyco Electronics Power Systems   (United States)

Author keywords

DC DC converters; Target impedance

Indexed keywords

CAPACITANCE; COMPUTER HARDWARE; ELECTRIC FREQUENCY CONTROL; ELECTRIC IMPEDANCE; ELECTRIC POTENTIAL; LINEARIZATION; NATURAL FREQUENCIES; PARAMETER ESTIMATION; VOLTAGE MEASUREMENT;

DC-DC CONVERTERS; MACRO MODELS; TARGET IMPEDANCE; VOLTAGE RESPONSES;

ELECTRIC CONVERTERS;

EID: 2342636437     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/APEC.2004.1295996     Document Type: Conference Paper

References (11)

1. Rais Miftakhutdinov, "Analysis and Optimization of Synchronous Buck Converter at High Slew Rate Load Current Transients", IEEE Power Electronics Specialists Conference, June 2000, pp. 714-720.
2. R. Redl, B. P. Erisman and Z. Zanski, "Optimizing the Load Transient Response of the buck converter", IEEE Applied Power Electronics Conference, February 1998, pp. 170-176.
3. M. T. Zhang, M. M. Jovanovic and F. C. Lee, "Design Considerations for Low-Voltage On-board DC-DC Modules for Next Generation of Data Processing Circuits", IEEE Trans. On Power Electronics, March 1996
4. A. Soto et. al., "Optimum Control Design of PWM Buck Topologies to Minimize Output Impedance", IEEE Applied Power Electronics Conference, March 2002, pp. 426-432.
5. K. Yao et. al., "Design Considerations for VRM Transient Response Based on the Output Impedance", IEEE Applied Power Electronics Conference, March 2002, pp. 14-20.
6. S. A. Chickamenahalli et. al., "Effect of Target Impedance and Control Loop Design on VRM Stability", IEEE Applied Power Electronics Conference, March 2002, pp. 196-202.
7. Om P. Mandhana, "Design Oriented Analysis of Package Power Distribution System Considering Target Impedance for High Performance Microprocessors", Electrical Performance of Electronic Packaging, 2001, 29-31 Oct. 2001, pp.273-276.
8. Smith, L.D.; Anderson, R.E.; Forehand, D.W.; Pelc, T.J.; Roy, T.; "Power distribution system design methodology and capacitor selection for modern CMOS technology", IEEE Trans. on Advanced Packaging, Volume: 22 Issue: 3, Aug. 1999, pp. 284-291.
9. V. Joseph Thottuvelil, George C. Verghese, "Analysis and Control Design of Paralleled DC/DC Converters with Current Sharing", IEEE Trans, on Power Electronics, July 1998, pp. 635-644.
10. Cahit Gezgin, Wayne C. Bowman and V. Joseph Thottuvelil, "A Stability Assessment Tool for DC-DC Converters", IEEE Applied Power Electronics Conference, March 2002, pp. 367-373.
11. Robert W. Erickson, Fundamentals of Power Electronics, Boston: Kluwer, 1997, p.336