|
Volumn 3, Issue 1 SPEC. ISS., 2004, Pages 152-157
|
A Defect-Tolerant Memory Architecture for Molecular Electronics
a a a |
Author keywords
Crossbar; Defect tolerance; Memory; Molecular electronics
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
COMPUTER SIMULATION;
DEFECTS;
ELECTRIC RESISTANCE;
ELECTROCHEMISTRY;
ELECTRONIC EQUIPMENT;
LOGIC CIRCUITS;
MATHEMATICAL MODELS;
NANOTECHNOLOGY;
OXIDATION;
REDUCTION;
CROSSBAR;
DEFECT TOLERANCE;
LOGIC FUNCTIONS;
MOLECULAR ELECTRONICS;
MOLECULAR DYNAMICS;
|
EID: 2342562592
PISSN: 1536125X
EISSN: None
Source Type: Journal
DOI: 10.1109/TNANO.2004.824011 Document Type: Conference Paper |
Times cited : (22)
|
References (9)
|