Register based genetic programming on FPGA computing platforms

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 1802, Issue , 2000, Pages 44-59

  Heywood, M I ^a   Zincir Heywood, A N ^b  

^a DOKUZ EYLUL UNIVERSITY   (Turkey)

^b EGE UNIVERSITY   (Turkey)

Author keywords

[No Author keywords available]

Indexed keywords

FIELD PROGRAMMABLE GATE ARRAYS (FPGA); FORMAL LOGIC; GENETIC ALGORITHMS; RECONFIGURABLE HARDWARE;

CROSSOVER OPERATOR; CUSTOM COMPUTING; FPGA COMPUTING PLATFORM; GENETIC PROGRAMS; INSTRUCTION DESIGN; MEMORY MANAGEMENT; MEMORY OVERHEADS; NEUMANN;

GENETIC PROGRAMMING;

EID: 23044520719     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-46239-2_4     Document Type: Conference Paper

References (25)

1. Cramer N.L.: A Representation for Adaptive Generation of Simple Sequential Programs. Proc. 1st Int. Conf. on Genetic Algorithms and their Applications. (1985) 183-187.
2. Nordin J.P.: A Compiling Genetic Programming system that directly manipulates the machine code. In Kinnear K.E. Jr (ed): Advances in Genetic Programming. Vol 1. Chapter 14. MIT Press (1994) 311-331.
3. Perkis T.: Stack Based Genetic Programming. Proc IEEE Congress on Computational Intelligence. IEEE Press (1994).
4. Nordin J.P., Banzhaf W.: Evolving Turning Complete Programs for a Register Machine with Self-Modifying code. In Proc. 6th Int. Conf. on Genetic Programming. Morgan Kaufmann (1995) 318-325.
5. Nordin J.P.: Evolutionary Program Induction of Binary Machine Code and its Applications. Corrected Edition. Krehl Verlag. IBSN 3-931546-07-1 (1999).
6. Nordin J.P., Banzhaf W., Francone F.D.: Efficient Evolution of Machine Code for CISC Architectures. In Spector L., Langdon W.B., O’Reilly U.-M., Angeline P.J. (eds): Advances in Genetic Programming. Vol 3. Chapter 12. MIT Press (1999) 275-299.
7. Yao X., Higuchi T.: Promises and Challenges of Evolvable Hardware. IEEE Trans. on Systems Man and Cybernetics – Part C: Applications and reviews. 29(1) (1999) 87-97.
8. Thompson A.: Hardware Evolution: Automatic Design of Electronic Circuits in Reconfigurable Hardware by Artificial Evolution. Springer-Verlag. ISBN 3-540-76253-1 (1998).
9. Levi D., Guccione S.A.: GeneticFPGA: Evolving Stable Circuits on Mainstream FPGA Devices. Proceedings of the 1st NASA/ DoD Workshop on Evolvable Hardware. (1999) 12-17.
10. Mano M.M.: Computer System Architecture. 3rd Edition. Prentice-Hall. IBSN 0-13- 175563-3 (1993).
11. Heywood M.I., Zincir-Heywood N.A.: Reconfigurable Computing – Facilitating Micro-operation Design? In Bilişim’99. Istanbul (1999) 77-82
12. http://www.io.com/~guccione/HW_list.html
13. Koza J.R., et al.: Evolving Computer Programs using Reconfigurable FPGAs and Genetic Programming. ACM Symposium on Field Programmable Gate Arrays. (1997) 209-219.
14. Dandalis A., Mei A., Prasanna V.K.: Domain Specific Mapping for Solving Graph Problems on Reconfigurable Devices. Proceedings of the 9th International Workshop on FPGAs and Applications. (1999).
15. Chaudhuari A.S., Cheung P.Y.K., Luk W.: A Reconfigurable Data-Localised Array for Morphological Operations. In Luk W., Cheung P.Y.K., Glesner M. (eds.): 7th International Workshop on Field Programmable Logic and Applications. Lecture Notes in Computer Science, Vol. 1304. Springer-Verlag. (1997) 344-353.
16. Porter R., McCabe K., Bergmann N.: An Application Approach to Evolvable Hardware. In Proceedings of the 1st NASA/ DoD Workshop on Evolvable Hardware. (1999) 170-174.
17. Chellapilla K.: Evolving Computer Programs without subtree Crossover. IEEE Trans. on Evolutionary Computation. 1(3) (1997) 209-216.
18. Koza J.R.: Genetic Programming: Automatic Discovery of Reusable Programmes. The MIT Press (1994).
19. Duell D.A., et al.: Splash 2: FPGAs in a Custom Computing Machine. IEEE Computer Society Press, ISBN 0-8186-7413-X (1996).
20. Vuillemin J.E., et al.: Programmable Active Memories: Reconfigurable Systems Come of Age. IEEE Transactions on Very Large Scale Integration Systems. 4(1) (1996) 56-69.
21. Kamal A.K., Singh H., Agrawal D.: A Generalised Pipeline Array. IEEE Transactions on Computers. 23 (1974) 533-536.
22. Kung T.H.: Why Systolic Architectures. IEEE Computer. 15(1) (1982) 37-46.
23. Kelem S.: Virtex TM Configuration Architecture Advanced User’s Guide. Xilinx® Application note XAPP 151. Version 1.2 (1999).
24. Koza J.R.: Genetic Programming: On the Programming of Computers by Means of Natural Selection. The MIT Press (1992).
25. Daida J.M., Bertram R.R., Polito J.A., Stenhope S.A.: Analysis of Single-Node (Building) Blocks in Genetic Programming. In Spector L., Langdon W.B., O’Reilly U.-M., Angeline P.J. (eds): Advances in Genetic Programming. Vol 3. Chapter 10. MIT Press (1999) 216-241.