Control resynthesis for control-dominated asynchronous designs

Proceedings - 2nd International Symposium on Advanced Research in Asynchronous Circuits and Systems, ASYNC 1996

Volumn , Issue , 1996, Pages 233-243

  Kolks, T ^a   Vercauteren, S ^a   Lin, B ^a  

^a IMEC   (Belgium)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; DATA HANDLING; DIGITAL SIGNAL PROCESSING; HIGH LEVEL SYNTHESIS; PROGRAM TRANSLATORS; SYNTACTICS;

ALGORITHMIC SYNTHESIS; ASYNCHRONOUS DESIGN; CONCURRENT PROGRAM; DESIGN EXPERIMENTS; DIGITAL SIGNALS; MICROPROCESSOR DESIGNS; RESYNTHESIS; SYNTAX-DIRECTED TRANSLATIONS;

CONCURRENCY CONTROL;

EID: 30244501684     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1996.494454     Document Type: Conference Paper

References (34)

1. V. Akella and G. Gopalakrishnan. Shilpa: a high-level synthesis system for self-timed circuits. In Proceedings of the International Conference on Computer-Aided Design, 1992.
2. A. Bailey and M.B. Josephs. Sequencercircuits for vlsi programming. In Asynchronous Design Methodologies, pages 82-90, May 1995.
3. E. Brunvand and R. F. Sprdull. Translating concurrent programs into delay-insensitive circuits. In Proceedings of the International Conference on Computer-Aided Design, 1989.
4. T. A. Chu. Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications. PhD thesis, MIT, June 1987.
5. D.L. Dili. Trace Theory for Automatic Hierarchical Verification of Speed-Independent Circuits. MIT Press, Cambridge, MA, 1989.
6. G. De Jong and B. Lin, A communicating Petri net model for the design of concurrent asynchronous modules. In ACM Design Automation Conference, June 1994.
7. S.B. Furber, P. Day, J.D. Garside, N.C. Paver, J.V. Woods, A micropipelined ARM. In Proceedings of VLSI'93, Grenoble, France, September 1993.
8. G. Gopalakrishnan, P.N. Kudva, and E.L. Brunvand. Peephole optimization of asynchronous macromodule networks. In Proceedings of the International Conference on Computer Design, October 1994.
9. C.A.R. Hoare. Communicating sequential processes. Communications of the ACM, 21:666-677,1978.
10. A. Kondratyev, M. Kishinevsky, B. Lin, P. Vanbekbergen, and A. Yakovlev. Basic gate implementation of speed- independentcircuits. In Proceedings of the Design Automation Conference, June 1994.
11. L. Lavagno, C. W. Moon, R. K. Brayton, and A. Sangiovanni-Vincentelli. Solving the state assignment problem for signal transition graphs. In Proceedings of the Design Automation Conference, pages 568-572, 1992.
12. B. Lin and S. Devadas. Synthesis of hazard-free multi-level logic under multiple-input changes from binary decision diagrams. In IEEE Transactions on Computer-Aided Design, August 1995.
13. B. Lin and S. Vercauteren. Synthesis of concurrent system interface modules with automatic protocol conversion generation. In IEEE International Conference on Computer- Aided Design, November 1994.
14. A. J. Martin. Compiling communicating processes into delay-insensitive VLSI circuits. Distributed Computing, 1:226-234,1986.
15. A. J. Martin. Synthesis of asynchronous VLSI circuits. In Formal Methods for VLSI Design, North-Holland, ed. J. Straunstrup, 1990.
16. C.A. Mead and L.A. Conway. Introduction to VLSI Systems. Addison-Wesley, 1980.
17. C. Niessen, C.H. van Berkel, M. Rem, and R.W.J.J. Saeijs. VLSI Programming and Silicon Compilation; A Novel Approach from Philips Research. In Proceedings of the International Conference on Computer Design, pages 150-151, 1988.
18. S. M. Nowick, K. Y. Yun, and D. L. Dill. Practical asynchronous controller design. In Proceedings of the International Conferenceon Computer Design, pages 341-345, October 1992.
19. A. Peeters and K. van Berkel. Single-rail handshakecircuits. In Asynchronous Design Methodologies, pages 53-62, May 1995.
20. E. Pastor and J. Cortadella. Polynomial algorithms for the synthesis of hazard-free circuits from signal transition graphs. In Proceedings of the International Conference on Computer-Aided Design, 1993.
21. I.E. Sutherland. Micropipelines. Communications of the ACM, 32:720-738, June 1989.
22. P. Vanbekbergen, B. Lin, G. Goossens, and H. De Man. A generalized state assignment theory for transformations on signal transition graphs. In Proceedings of the International Conferenceon Computer-Aided Design, November 1992.
23. K. van Berkel. Handshake Circuits: An Asynchronous Architecture for VLSI Programming. Cambridge University Press, 1993.
24. K. van Berkel, R. Burgess, J. Kessels, A. Peeters, M. Roncken, F. Schalij, and R. van de Wiel. A single-rail re- implementation of a DCC error detector using a generic standard-cell library. In Asynchronous Design Methodologies, May 1995.
25. K. van Berkel, R. Buigess, J. Kessels, A. Peeters, M. Roncken, and F. Schalij. A fully asynchronous low-power error- corrector for the DCC player. In IEEE Journalof Solid-State Circuits, 1995.
26. V. Varshavsky, M. Kishinevsky, V. Marakhovsky, V. Peschansky, L. Rosenblum, A. Taubin, and B. Tzirlin. Self-Timed Control of Concurrent Processes. Kluwer Academic Publishers, 1990.
27. T. Verhoeff. Delay insensitive codes-an overview. Distributed Computing, 3:1-8,1988.
28. VITA. VMEbus specification manual. PRINTEX Publishing, 1985.
29. A. V. Yakovlev and A. Petrov. Petri nets and parallel bus controller design. In International Conference on Application and Theory of Petri Nets, pages 245-263, June 1990.
30. Ch. Ykman-Couvreur and B. Lin. Optimised state assignment for asynchronous circuit synthesis. In 2nd Working Conference on Asynchronous Design Methodologies, May 1995.
31. Ch. Ykman-Couvreur, B. Lin, and H. De Man. Assassin: A synthesis system for asynchronous control circuits. Technical report, IMEC, September 1994. User and Tutorial manual.
32. K. Y. Yun, D. L. Dill, S. M. Nowick. Synthesis of 3D asynchronous state machines. In Proceedings of the International Conference on Computer Design, October 1992.
33. K. Y. Yun, B. Lin, D. L. Dill, and S. Devadas. Performance- driven synthesis of asynchronous controllers. In Proceedings of the International Conference on Computer-Aided Design, pages 550-557, November 1994.
34. C. Ykman-Couvreur, P. Vanbekbergen, and B. Lin. Concurrency reduction transformations on state graphs for asynchronous circuit synthesis. In Proceedings International Workshop on Logic Synthesis, May, 1993.