-
1
-
-
0026381436
-
Margins and yield in single flux quantum logic
-
Dec.
-
C. A. Hamilton and K. C. Gilbert, "Margins and yield in single flux quantum logic," IEEE Trans. Appl. Supercond., vol. 1, pp. 157-163, Dec. 1991.
-
(1991)
IEEE Trans. Appl. Supercond.
, vol.1
, pp. 157-163
-
-
Hamilton, C.A.1
Gilbert, K.C.2
-
2
-
-
0008954357
-
Automated calculation of mutual inductance matrices of multilayer superconductor integrated circuits
-
P. I. Bunyk and S. V. Rylov, "Automated calculation of mutual inductance matrices of multilayer superconductor integrated circuits," in Extended Abstracts ISEC, 1993, p. 62.
-
(1993)
Extended Abstracts ISEC
, pp. 62
-
-
Bunyk, P.I.1
Rylov, S.V.2
-
6
-
-
0003663671
-
-
Chichester, U.K.: Wiley, ch. 1
-
T. C. Edwards and M. B. Steer, Foundations of Interconnect and Microstrip Design, 3rd ed. Chichester, U.K.: Wiley, 2000, ch. 1.
-
(2000)
Foundations of Interconnect and Microstrip Design, 3rd Ed.
-
-
Edwards, T.C.1
Steer, M.B.2
-
7
-
-
18444389722
-
Reflection plane placement in numerical inductance calculations using the method of images for thin-film superconducting structures
-
Jul.
-
C. J. Fourie and W. J. Perold, "Reflection plane placement in numerical inductance calculations using the method of images for thin-film superconducting structures," SAIEE Trans., vol. 94, pp. 18-24, Jul. 2003.
-
(2003)
SAIEE Trans.
, vol.94
, pp. 18-24
-
-
Fourie, C.J.1
Perold, W.J.2
-
8
-
-
0042442262
-
On using finite segment methods and images to establish the effect of gate structures on inter-junction inductances in RSFQ circuits
-
Jun.
-
_, "On using finite segment methods and images to establish the effect of gate structures on inter-junction inductances in RSFQ circuits," IEEE Trans. Appl. Supercond., vol. 13, pp. 539-542, Jun. 2003.
-
(2003)
IEEE Trans. Appl. Supercond.
, vol.13
, pp. 539-542
-
-
-
9
-
-
0003624093
-
-
Cambridge, MA: MIT Press
-
M. Kamon, L. M. Silveira, C. Smithhisler, and J. White, FastHenry User's Guide. Cambridge, MA: MIT Press, 1996.
-
(1996)
FastHenry User's Guide
-
-
Kamon, M.1
Silveira, L.M.2
Smithhisler, C.3
White, J.4
-
10
-
-
0028498583
-
FastHenry: A multipole-accelerated 3-d inductance extraction program
-
Sep.
-
M. Kamon, M. J. Tsuk, and J. K. White, "FastHenry: A multipole-accelerated 3-d inductance extraction program," IEEE Trans. Microwave Theory Tech., vol. 42, pp. 1750-1758, Sep. 1994.
-
(1994)
IEEE Trans. Microwave Theory Tech.
, vol.42
, pp. 1750-1758
-
-
Kamon, M.1
Tsuk, M.J.2
White, J.K.3
-
11
-
-
22044433294
-
Complete Monte Carlo model description of lumped-element RSFQ logic circuits
-
to be published
-
C. J. Fourie, W. J. Perold, and H. R. Gerber, "Complete Monte Carlo model description of lumped-element RSFQ logic circuits," IEEE Trans. Appl. Supercond., to be published.
-
IEEE Trans. Appl. Supercond.
-
-
Fourie, C.J.1
Perold, W.J.2
Gerber, H.R.3
-
12
-
-
0018707686
-
The inductance of a superconducting strip transmission line
-
Dec.
-
W. H. Chang, "The inductance of a superconducting strip transmission line," J. Appl. Phys., vol. 50, pp. 8129-8134, Dec. 1979.
-
(1979)
J. Appl. Phys.
, vol.50
, pp. 8129-8134
-
-
Chang, W.H.1
-
13
-
-
0029373594
-
Magnetic imaging of moat-guarded superconducting electronic circuits
-
Sep.
-
M. Jeffery, T. Van Duzer, J. R. Kirtley, and M. B. Ketchen, "Magnetic imaging of moat-guarded superconducting electronic circuits," Appl. Phys. Lett., vol. 67, pp. 1769-1771, Sep. 1995.
-
(1995)
Appl. Phys. Lett.
, vol.67
, pp. 1769-1771
-
-
Jeffery, M.1
Van Duzer, T.2
Kirtley, J.R.3
Ketchen, M.B.4
-
14
-
-
0018916432
-
Numerical calculation of the inductances of a multi-superconductor transmission line system
-
Jan.
-
W. H. Chang, "Numerical calculation of the inductances of a multi-superconductor transmission line system," IEEE Trans. Magn., vol. MAG-17, pp. 764-766, Jan. 1981.
-
(1981)
IEEE Trans. Magn.
, vol.MAG-17
, pp. 764-766
-
-
Chang, W.H.1
-
15
-
-
22044452694
-
A single-clock asynchronous input COSL set-reset flip-flop and SFQ to voltage state interface
-
to be published
-
C. J. Fourie and W. J. Perold, "A single-clock asynchronous input COSL set-reset flip-flop and SFQ to voltage state interface," IEEE Trans. Appl. Supercond., to be published.
-
IEEE Trans. Appl. Supercond.
-
-
Fourie, C.J.1
Perold, W.J.2
|