Complete Monte Carlo model description of lumped-element RSFQ logic circuits

IEEE Transactions on Applied Superconductivity

Volumn 15, Issue 2 PART I, 2005, Pages 384-387

  Fourie, Coenrad Johann ^a   Perold, Willem Jakobus ^a   Gerber, Hendrik Retief ^a  

^a STELLENBOSCH UNIVERSITY   (South Africa)

Author keywords

Layout extraction; Monte Carlo models; RSFQ circuit models; Spice models; Yield prediction

Indexed keywords

CAPACITANCE; COMPUTATIONAL COMPLEXITY; INDUCTANCE; JOSEPHSON JUNCTION DEVICES; MATHEMATICAL MODELS; MONTE CARLO METHODS; PROBABILITY DISTRIBUTIONS; SUPERCONDUCTING DEVICES;

CIRCUIT MODELS; LAYOUT EXTRACTION; MONTE CARLO MODELS; RSFQ; SPICE MODELS; YIELD PRODUCTION;

LOGIC CIRCUITS;

EID: 22044433294     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2005.849856     Document Type: Conference Paper

References (16)

1. V. K. Kaplunenko et al., "Experimental study of the RSFQ logic elements," IEEE Trans. Magn., vol. 25, no. 2, pp. 861-864, Mar. 1989.
2. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, no. 1, pp. 3-28, Mar. 1991.
3. C. A. Hamilton and K. C. Gilbert, "Margins and yield in single flux quantum logic," IEEE Trans. Appl. Supercond., vol. 1, no. 4, pp. 157-163, Dec. 1991.
4. Q. P. Herr and M. J. Feldman, "Multiparameter optimization of RSFQ circuits using the method of inscribed hyperspheres," IEEE Trans. Appl. Supercond., vol. 5, no. 2, pp. 3337-3340, Jun. 1995.
5. M. Jeffery, W. J. Perold, Z. Wang, and T. Van Duzer, "Monte Carlo optimization of complementary output switching logic circuits," IEEE Trans. Appl. Supercond., vol. 8, no. 3, pp. 104-119, Sep. 1998.
6. M. W. Johnson, Q. P. Herr, and J. W. Spargo, "Monte-Carlo yield analysis," IEEE Trans. Appl. Supercond., vol. 9, no. 2, pp. 3322-3325, Jun. 1999.
7. HYPRES. HYPRES Design Rules. [Online]. Available: http://www. hypres.com
8. W. J. Perold and C. J. Fourie, "Modeling superconducting components based on the fabrication process and layout dimensions," IEEE Trans. Appl. Supercond., vol. 11, no. 1, pp. 345-348, Mar. 2001.
9. Synopsys, Inc. HSPICE. [Online]. Available: http://www.synopsys.com
10. Whiteley Research Inc. [Online]. Available: http://www.srware.com
11. S. K. Tolpygo, Hypres, private communication.
12. C. J. Fourie, "A tool kit for the design of superconducting programmable gate arrays," Ph.D. dissertation, Dept. Electron. Eng., Stellenbosch Univ., Stellenbosch, South Africa, 2003.
13. C. J. Fourie and W. J. Perold, "Inductance variations in RSFQ circuit structures," IEEE Trans. Appl. Supercond., submitted for publication.
14. W. H. Chang, "The inductance of a superconducting strip transmission line," J. Appl. Phys., vol. 50, no. 12, pp. 8129-8134, Dec. 1979.
15. R. Spence and R. S. Soin, Tolerance Design of Electronic Circuits. New York: Addison-Wesley, 1982, pp. 375-382.
16. C. J. Fourie and W. J. Perold, "An RSFQ DC-resettable latch for building memory and reprogrammable circuits," IEEE Trans. Appl. Supercond., submitted for publication.