A single-clock asynchronous input COSL set-reset flip-flop and SFQ to voltage state interface

IEEE Transactions on Applied Superconductivity

Volumn 15, Issue 2 PART I, 2005, Pages 263-266

  Fourie, Coenrad Johann ^a   Perold, Willem Jakobus ^a  

^a STELLENBOSCH UNIVERSITY   (South Africa)

Author keywords

COSL; RSFQ to room temperature interface; Set reset flip flop

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; PHASE CHANGING CIRCUITS; SEMICONDUCTOR JUNCTIONS; SQUIDS; SUPERCONDUCTIVITY; SWITCHING CIRCUITS; THERMAL EFFECTS; VOLTAGE CONTROL;

COSL; RSFQ TO ROOM TEMPERATURE INTERFACE; SET-RESET FLIP-FLOP; VARIABLE THRESHOLD LOGIC;

FLIP FLOP CIRCUITS;

EID: 22044452694     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2005.849785     Document Type: Conference Paper

References (13)

1. W. J. Perold, M. Jeffery, Z. Wang, and T. Van Duzer, "Complementary output switching logic - a new superconducting voltage-state logic family," IEEE Trans. Appl. Supercond., vol. 6, no. 3, pp. 125-131, Sep. 3, 1996.
2. M. Jeffery, W. J. Perold, Z. Wang, and T. Van Duzer, "Monte Carlo optimization of superconducting complementary output switching logic circuits," IEEE Trans. Appl. Supercond., vol. 6, no. 3, pp. 125-131, Sep. 3, 1996.
3. N. Fujimaki, S. Kotani, T. Imamura, and S. Hasuo, "Josephson modified variable threshold logic gates for use in ultra-high-speed LSI," IEEE Trans. Electron Devices, vol. 36, pp. 433-446, Feb. 1989.
4. W. J. Perold, M. Jeffery, and T. Van Duzer, "Synchronous superconducting amplifier circuits for 5-10 GHz applications," in IEEE Applied Superconductivity Conf., Palm Desert, CA, Sep. 13-18, 1998.
5. F. J. Rabie, "Superconducting COSL Building Blocks for Ultra-High Speed Logic Circuits," M.Sc.Eng. Thesis, Dept. Electron. Eng., Univ. Stellenbosch, South Africa, 1999.
6. HYPRES, 175 Clearbrook Road, Elmsford, NY 10523, Phone: (914) 592-1190. [Online]. Available: Design rules are available via the HYPRES home page at http://www.hypres.com.
7. C. J. Fourie and W. J. Perold, "Comparison of genetic algorithms to other optimization techniques for raising circuit yield in superconducting digital circuits," IEEE Trans. Appl. Supercond., vol. 13, no. 2, pp. 511-514, Jun. 2003.
8. _, "On using finite segment methods and images to establish the effect of gate structures on inter-junction inductances in RSFQ circuits," IEEE Trans. Appl. Supercond., vol. 13, no. 2, pp. 539-542, Jun. 2003.
9. S. R. Whiteley, S. R. Whiteley. (2001, Feb.) FastHenry Version 3.0wr. [Online]. Available: via the Whitely Research homepage: http://www.sr-ware.com.
10. Whiteley Research Inc., 456 Flora Vista Avenue, Sunnyvale, CA. [Online]. Available: Homepage: http://www.srware.com.
11. C. J. Fourie, "A 10 GHz Oversampling Delta Modulating Analogue-to-Digital Converter Implemented With Hybrid Superconducting Digital Logic," M.Sc.Eng. Thesis, Dept. Electron. Eng., Univ. Stellenbosch, South Africa, 2001.
12. Stony Brook University Homepage. [Online]. Available: http://pavel. physics.sunysb.edu/RSFQ/RSFQ.html.
13. C. J. Fourie, W. J. Perold, and H. R. Gerber, "Complete Monte Carlo model description of lumped-element RSFQ logic circuits," IEEE Trans. Appl. Supercond., submitted for publication.