-
1
-
-
0026116572
-
RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems
-
Mar.
-
K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: a new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Supercond., vol. 1, pp. 3-28, Mar. 1991.
-
(1991)
IEEE Trans. Appl. Supercond.
, vol.1
, pp. 3-28
-
-
Likharev, K.K.1
Semenov, V.K.2
-
2
-
-
0027555119
-
Josephson sigma-delta modulator for high dynamic range A/D conversion
-
Mar.
-
J. X. Przybysz, D. L. Miller, E. H. Naviasky, and J. H. Kang, "Josephson sigma-delta modulator for high dynamic range A/D conversion," IEEE Trans. Appl. Supercond., vol. 3, pp. 2732-2735, Mar. 1993.
-
(1993)
IEEE Trans. Appl. Supercond.
, vol.3
, pp. 2732-2735
-
-
Przybysz, J.X.1
Miller, D.L.2
Naviasky, E.H.3
Kang, J.H.4
-
3
-
-
0029324666
-
Superconducting high-resolution A/D converter based on phase modulation and multichannel timing arbitration
-
Mar.
-
S. V. Rylov and R. P. Robertazzi, "Superconducting high-resolution A/D converter based on phase modulation and multichannel timing arbitration," IEEE Trans. Appl. Supercond., vol. 5, pp. 2260-2263, Mar. 1995.
-
(1995)
IEEE Trans. Appl. Supercond.
, vol.5
, pp. 2260-2263
-
-
Rylov, S.V.1
Robertazzi, R.P.2
-
4
-
-
17844402974
-
A superconductor high-resolution ADC
-
Mar.
-
O. A. Mukhanov, V. K. Semenov, W. Li, T. V. Filipov, D. Gupta, A. M. Kadin, D. K. Brock, A. F. Kirichenko, Y. A. Polyakov, and I. V. Vernik, "A superconductor high-resolution ADC," IEEE Trans. Appl. Supercond., vol. 11, pp. 601-606, Mar. 2000.
-
(2000)
IEEE Trans. Appl. Supercond.
, vol.11
, pp. 601-606
-
-
Mukhanov, O.A.1
Semenov, V.K.2
Li, W.3
Filipov, T.V.4
Gupta, D.5
Kadin, A.M.6
Brock, D.K.7
Kirichenko, A.F.8
Polyakov, Y.A.9
Vernik, I.V.10
-
5
-
-
0036908385
-
Superconducting bandpass ΣΔ modulator with 2.23-GHz center frequency and 42.6-GHz sampling rate
-
Dec.
-
J. F. Bulzacchelli, H. S. Lee, J. A. Misewich, and M. B. Kelchen, "Superconducting bandpass ΣΔ modulator with 2.23-GHz center frequency and 42.6-GHz sampling rate," IEEE J. Solid-State Circuits, vol. 37, pp. 1695-1702, Dec. 2002.
-
(2002)
IEEE J. Solid-state Circuits
, vol.37
, pp. 1695-1702
-
-
Bulzacchelli, J.F.1
Lee, H.S.2
Misewich, J.A.3
Kelchen, M.B.4
-
6
-
-
0003573558
-
-
IEEE Press
-
S. Norsworthy, R. Shreier, and G. Ternes, Eds., Delta-Sigma Data Conveners: Theory, Design, and Simulation: IEEE Press, 1997.
-
(1997)
Delta-sigma Data Conveners: Theory, Design, and Simulation
-
-
Norsworthy, S.1
Shreier, R.2
Ternes, G.3
-
7
-
-
0041439949
-
High-speed operation of demultiplexer up to 56 GHz
-
Jun.
-
F. Furuta, K. Saitoh, and K. Takagi, "High-speed operation of demultiplexer up to 56 GHz," IEEE Trans. Appl. Supercond., vol. 13, pp. 567-570, Jun. 2003.
-
(2003)
IEEE Trans. Appl. Supercond.
, vol.13
, pp. 567-570
-
-
Furuta, F.1
Saitoh, K.2
Takagi, K.3
-
8
-
-
0035268583
-
Interface circuit using JTL's as control lines of SQUID array
-
Mar.
-
Y. Tarutani, K. Saitoh, and K. Takagi, "Interface circuit using JTL's as control lines of SQUID array," IEEE Trans. Appl. Superconduct., vol. 11, pp. 341-344, Mar. 2001.
-
(2001)
IEEE Trans. Appl. Superconduct.
, vol.11
, pp. 341-344
-
-
Tarutani, Y.1
Saitoh, K.2
Takagi, K.3
-
9
-
-
2442425599
-
Design of front-end circuit for superconductive a/d converter and demonstration of operation up to 43 GHz
-
Mar.
-
F. Furuta, K. Saitoh, and K. Takagi, "Design of front-end circuit for superconductive a/d converter and demonstration of operation up to 43 GHz," IEEE Trans. Appl. Supercond., vol. 14, pp. 40-45, Mar. 2004.
-
(2004)
IEEE Trans. Appl. Supercond.
, vol.14
, pp. 40-45
-
-
Furuta, F.1
Saitoh, K.2
Takagi, K.3
-
10
-
-
0024169555
-
A Josephson driver to interface Josephson junctions to semiconductor transistors
-
Dec.
-
H. Suzuki, A. Inoue, T. Imanura, and S. Hasuo, "A Josephson driver to interface Josephson junctions to semiconductor transistors," in IEDM Tech. Dig., Dec. 1988, pp. 290-293.
-
(1988)
IEDM Tech. Dig.
, pp. 290-293
-
-
Suzuki, H.1
Inoue, A.2
Imanura, T.3
Hasuo, S.4
-
11
-
-
4644254335
-
A new type of demultiplexer for gaining timing margin
-
to be published
-
F. Furuta and K. Saitoh, "A new type of demultiplexer for gaining timing margin," Physica C, 2004, to be published.
-
(2004)
Physica C
-
-
Furuta, F.1
Saitoh, K.2
-
12
-
-
0029324088
-
Operation of a superconductive demultiplexer using rapid single flux quantum (RSFQ) technology
-
Jun.
-
S. B. Kaplan and O. A. Mukhanov, "Operation of a superconductive demultiplexer using rapid single flux quantum (RSFQ) technology," IEEE Trans. Appl. Supercond., vol. 5, pp. 2853-2856, Jun. 1995.
-
(1995)
IEEE Trans. Appl. Supercond.
, vol.5
, pp. 2853-2856
-
-
Kaplan, S.B.1
Mukhanov, O.A.2
-
13
-
-
0002630101
-
Fabrication process for submicron Josephson junctions
-
Aug.
-
H. Numata, S. Nagasawa, and S. Tahara, "Fabrication process for submicron Josephson junctions," in Ext. Abstract, Int. Supercond. Electron. Conf., Aug. 1993, pp. 280-281.
-
(1993)
Ext. Abstract, Int. Supercond. Electron. Conf.
, pp. 280-281
-
-
Numata, H.1
Nagasawa, S.2
Tahara, S.3
-
14
-
-
0029325870
-
A 380 ps, 9.5 mW Josephson 4-kbit RAM operated at a high bit yield
-
Jun.
-
S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-kbit RAM operated at a high bit yield," IEEE Trans. Appl. Supercond., vol. 5, pp. 2447-2452, Jun. 1995.
-
(1995)
IEEE Trans. Appl. Supercond.
, vol.5
, pp. 2447-2452
-
-
Nagasawa, S.1
Hashimoto, Y.2
Numata, H.3
Tahara, S.4
|