Design of front-end circuit for superconductive A/D converter and demonstration of operation up to 43 GHz

IEEE Transactions on Applied Superconductivity

Volumn 14, Issue 1, 2004, Pages 40-45

  Furuta, Futoshi ^a   Saitoh, Kazuo ^a   Takagi, Kazumasa ^a,b  

^a HITACHI LTD   (Japan)

^b Hitachi Europe Ltd   (United Kingdom)

Author keywords

Front end circuit; Monte Carlo method; On chip testing method; Single flux quantum (SFQ) circuitry

Indexed keywords

BANDWIDTH; COMPUTER SIMULATION; JOSEPHSON JUNCTION DEVICES; MONTE CARLO METHODS; PULSE GENERATORS; SQUIDS; SUPERCONDUCTING DEVICES;

CURRENT LEVEL; FRONT-END CIRCUITS; ON-CHIP TESTING METHODS; SINGLE FLUX QUANTUM (SFQ) CIRCUITRY;

ANALOG TO DIGITAL CONVERSION;

EID: 2442425599     PISSN: 10518223     EISSN: None     Source Type: Journal    
DOI: 10.1109/TASC.2004.824343     Document Type: Article

References (20)

1. E. B. Wikborg, V. K. Semenov, and K. K. Likharev, "RSFQ front-end for a software radio receiver," IEEE Trans. Appl. Superconduct., vol. 9, pp. 3615-3618, Mar. 1999.
2. K. K. Likharev and V. K. Semenov, "RSFQ logic/memory family: A new Josephson-junction technology for sub-terahertz-clock-frequency digital systems," IEEE Trans. Appl. Superconduct., vol. 1, pp. 3-28, Mar. 1991.
3. J. X. Przybysz, D. L. Miller, E. H. Naviasky, and J. H. Rang, "Josephson sigma-delta modulator for high dynamic range A/D conversion," IEEE Trans. Appl. Superconduct., vol. 3, pp. 2732-2735, Mar. 1993.
4. J. X. Przybysz and D. L. Miller, "Two-loop modulator for sigma-delta analog to digital converter," IEEE Trans. Appl. Superconduct., vol. 5, pp. 2248-2251, Mar. 1995.
5. S. V. Rylov and R. P. Robertazzi, "Superconducting high-resolution A/D converter based on phase modulation and multichannel timing arbitration," IEEE Trans. Appl. Superconduct., vol. 5, pp. 2260-2263, Mar. 1995.
6. O. A. Mukhanov, V. K. Semenov, W. Li, T. V. Filipov, D. Gupta, A. M. Kadin, D. K. Brock, A. F. Kirichenko, Y. A. Polyakov, and I. V. Vernik, "A superconductor high-resolution ADC," IEEE Trans. Appl. Superconduct., vol. 11, pp. 601-606, Mar. 2000.
7. J. F. Bulzacchelli, H. S. Lee, J. A. Misewich, and M. B: Ketchen, "Superconducting bandpass ΣΔ modulator with 2.23-GHz center frequency ' and 42.6-GHz sampling rate," IEEE J. Solid-State Circuit, vol. 37, pp. 1695-1702, Dec. 2002.
8. S. Norsworthy, R. Shreier, and G. Temes, Eds., Delta-Sigma Data Converters: Theory, Design, and Simulation. Piscataway, NJ: IEEE Press, 1997.
9. S. B. Kaplan and O. A. Mukhanov, "Operation of a superconductive demultiplexer using rapid single flux quantum (RSFQ) technology," IEEE Trans. Appl. Superconduct., vol. 5, pp. 2853-2856, June 1995.
10. F. Furuta, K. Saitoh, and K. Takagi, "Design of demultiplexer and demonstration of the operation up to 46 GHz," IEICE Trans. Electron., vol. E85-C, pp. 631-635, Mar. 2002.
11. _, "High speed operation of DEMUX up to 56 GHz," in Proc. ASC 2002.
12. O. A. Mukhanov, S. V. Rylov, and D. Gaidarenko, "Josephson output interfaces for RSFQ circuits," IEEE Trans. Applied Superconduct., vol. 7, pp. 2826-2831, June 1997.
13. Y. Tarutani, K. Saitoh, and K. Takagi, "interface circuit using JTL's as control lines of SQUID array," IEEE Trans. Appl. Superconduct., vol. 11, pp. 341-344, Mar. 2001.
14. K. Gaj, E. G. Friedman, and M. J. Feldman, "Timing of multi-gigahertz rapid single flux quantum digital circuits," J. VLSI Signal Processing, vol. 9, pp. 247-276, 1997.
15. L. Zheng, N. Yoshikawa, J. Deng, X. Meng, S. Whiteley, and T. Van Duzer, "RSFQ multiplexer and demultiplexer," IEEE Trans. Applied Superconduct., vol. 9, pp. 3310-3313, June 1999.
16. M. Jeffery, W. J. Perold, Z. Wang, and T. Van Duzer, "Monte Carlo optimization of superconducting complementary output switching logic circuits," IEEE Trans. Applied Superconduct., vol. 8, pp. 104-119, Sept. 1998.
17. A. F. Kirichenko, O. A. Mukhanov, and A. I. Ryzhikh, "Advanced on-chip test technology for RSFQ circuits," IEEE Trans. Appl. Superconduct., vol. 7, pp. 3438-3441, June 1997.
18. Z. J. Deng, N. Yosikawa, S. R. Whiteley, and T. Van Duzer, "Data-driven self-timed RSFQ digital integrated circuit and system," IEEE Trans. Appl. Superconduct., vol. 7, pp. 3634-3637, Jun. 1997.
19. H. Numata, S. Nagasawa, and S. Tahara, "Fabrication process for submicron Josephson junctions," in Ext. Abstract, Int. Supercond. Electron. Conf., Aug. 1993, pp. 280-281.
20. S. Nagasawa, Y. Hashimoto, H. Numata, and S. Tahara, "A 380 ps, 9.5 mW Josephson 4-kbit RAM operated at a high bit yield," IEEE Trans. Appl. Superconduct., vol. 5, pp. 2447-2452, June 1995.