13-D microsystems: A move from sensing to understanding the battlespace

Technical Digest - IEEE Compound Semiconductor Integrated Circuit Symposium, CSIC

Volumn , Issue , 2004, Pages 8-11

  Lemnios, Zachary J ^a   Zolper, John C ^a  

^a DEFENSE ADVANCED RESEARCH PROJECTS AGENCY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

3-D MICROSYSTEMS; BATTLESPACE; ELECTRIC FIELD DENSITY; TARGET ACQUISITION;

AUTOMATIC TARGET RECOGNITION; ELECTRIC FIELDS; IMAGE ANALYSIS; IMAGING TECHNIQUES; INTEGRATED CIRCUITS; MILITARY OPERATIONS; SENSOR DATA FUSION; SENSORS; SIGNAL PROCESSING; SIGNAL TO NOISE RATIO; SYNCHRONIZATION;

MICROELECTRONICS;

EID: 21644440766     PISSN: 15508781     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/CSICS.2004.1392469     Document Type: Conference Paper

References (13)

1. The International Technology Roadmapfor Semiconductors (ITRS), 2003 Edition.
2. Dallmann, D. A., and K. Shenai, Scaling Constraints Imposed by Self-Heating in Submicron SOI MOSFETs, IEEE Transactions on Electron Devices, vol. 42, pp. 489-496, 1995.
3. Meindl, J. D., et al., The Impact of Stochastic Dopant and Interconnect Distributions on Gigascale Integration (GSI), IEEE ISSCC, vol.40, pp. 232-233, 1997.
4. Isaac, R. D., The Future of CMOS Technology, IBM J. Res. Develop., vol. 44, pp. 369-378, 2000.
5. Bannerjee, K., et al., 3-DICs: A Novel Chip Design for Improving Deep-Submicrometer Interconnect Performance and Systems-on-Chip Integration, Proc. IEEE, vol. 89, pp. 602-633, 2001.
6. Geis, M. W., et al., Crystalline Siliconon Insulators by Graphoepitaxy, IEDM Tech. Dig., pp. 210-212, 1979.
7. Colinge, J. P., and E. Demoulin, ST-CMOS (Stacked Transistor CMOS): A Double-Poly-NMOS-Compatible CMOS Technology, IEDM Tech. Dig., pp. 557-560, 1981.
8. Kawamura, S., et al., Three-Dimensional CMOS IC's Fabricated by Using Beam Recrystallization, IEEE Electron Device Lett., vol. EDL-4, pp. 366-368, Oct. 1983.
9. Akiyama, S., et al., Multilayer CMOS Device Fabricated on Laser Recrystallized Silicon Islands, IEDM Tech. Dig., pp. 352-355, 1983.
10. Nakano, M., 3-D SOI/CMOS, IEDM Tech. Dig., pp. 792-795, 1984.
11. Sugahara, S., et al, SOI/SOI/Bulk-Si Triple Level Structure for Three-Dimensional Devices, IEEE Electron Device Lett., vol. EDL-7, pp. 193-195, Mar. 1986.
12. Tatsuno, S., Japan's Push into Creative Semiconductor Research: 3-Dimension IC's, Solid State Technol., pp. 29-30, Mar. 30, 1987.
13. Schaper, L., Vertically Interconnected Sensor Arrays (VISA), presented at the Pan Pacific Conference of the Surface Mount Technology Association (SMTA), Kahuku, HI, February 12, 2004.