A novel programmable digital signal processor for multimedia applications

IEEE Asia-Pacific Conference on Circuits and Systems, Proceedings, APCCAS

Volumn 1, Issue , 2004, Pages 121-124

  Lin, Li Chun ^a   Lin, Tay Jyi ^a   Lee, Chen Chia ^a   Chao, Chie Min ^a   Chen, Shin Kai ^a   Liu, Chia Hsien ^a   Hsiao, Pi Chen ^a   Liu, Chih Wei ^a   Jen, Chein Wei ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DATA COMMUNICATION SYSTEMS; FAST FOURIER TRANSFORMS; MATHEMATICAL MODELS; MULTIMEDIA SYSTEMS; PROGRAM PROCESSORS; PROGRAMMED CONTROL SYSTEMS; REDUCED INSTRUCTION SET COMPUTING; SIGNAL ENCODING; VERY LONG INSTRUCTION WORD ARCHITECTURE;

CONTROL FLOWS; HIERARCHICAL ENCODING; STREAM PROCESSING; SYSTEM-ON-A-CHIP (SOC);

DIGITAL SIGNAL PROCESSING;

EID: 21644433535     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. J. Templeton, and R. Frank, "A pragmatic approach to system on a chip," WESCON/98, pp. 60-66, Sept 1998
2. V. Zivojnovic, S. Tjiang, and H. Meyr, "Compiled simulation of programmable DSP architecture," IEEE Signal Processing Society, VLSI Signal Processing, VIII, pp. 187-188, Sept 1995
3. rd Edition, Morgan Kaufmann, 2003
4. G. G. Pechanek and S. Vassiliadis, "The ManArray embedded processor architecture," Euromicro Conference, vol. 1, pp. 348-355, Sept 2000
5. TMS320C64x DSP Library Programmer's Reference, Texas Instruments Inc., Apr 2002
6. Tay-Jyi Lin, Chin-Chi Chang, Chen-Chia Lee, and Chein-Wei Jen, "An efficient VLIW DSP architecture for baseband processing," International Conference on Computer Design (ICCD), October 2003
7. Chie-Min Chao, Tay-Jyi Lin, Chen-Chia Lee, Chih-Wei Liu, and Chein-Wei Jen, "Variable-length instruction encoding for VLIW digital signal processors," VLSI Design/CAD Symposium, August 2004
8. TMS320C55x DSP Programmer's Guide, Texas Instruments Inc., July 2000
9. T. Kumura, et al, "VLIW DSP for mobile applications," IEEE Signal Processing Magazine, pp. 10-21, July 2002
10. R. K. Kolagotla, et al, "A 333-MHz dual-MAC DSP architecture fornext-generation wireless applications," IEEE International Conference on Acousitics, Speech, and Signal Processing (ICASSP 2001), vol. 2, pp. 1013-1016, May 2001
11. Y. H. Hu, Programmable Digital Signal Processors - Architecture, Programming, and Applications, Marcel Dekker Inc., 2002