Flexible construction of irregular partitioned permutation LDPC codes with low error floors

IEEE Communications Letters

Volumn 9, Issue 6, 2005, Pages 534-536

  Kang, Jingyu ^a   Fan, Pingyi ^a   Cao, Zhigang ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Error floor; Low density parity check codes; Permutation matrix; Stopping set

Indexed keywords

BIT ERROR RATE; COMPUTER SIMULATION; DECODING; MATRIX ALGEBRA; SET THEORY; WHITE NOISE;

ERROR FLOOR; LOW DENSITY PARITY CHECK CODES; PERMUTATION MATRIX; STOPPING SET;

CODES (SYMBOLS);

EID: 21444446196     PISSN: 10897798     EISSN: None     Source Type: Journal    
DOI: 10.1109/LCOMM.2005.1437362     Document Type: Article

References (10)

1. A. J. Blanksby and C. J. Howland, "A 690-mw l-gb/s 1024-b, rate-l/2 low-density parity-check code decoder," IEEE J. Solid-State Circuits, vol. 37, pp. 404-412, Mar. 2002.
2. D. E. Hocevar, "Ldpc code construction with flexible hardware implementation," in Proc. IEEE Int. Conf. Communications (ICC), May 2003, pp. 2708-2711.
3. D. Sridhara, T. Fuja, and R. Tanner, "Low density parity check codes from permutation matrices," in Conf. on Info. Sciences and Sys., Mar. 2001.
4. C. Di, D. Proietti, E. Telatar, T. Richardson, and R. Urbanke, "Finite-length analysis of low-density parity-check codes on the binary erasure channel," IEEE Trans. Inform. Theory, vol. 48, pp. 1570-1579, June 2002.
5. T. Richardson, A. Shokrollahi, and R. Urbanke, "Design of capacity-approaching irregular low-density parity-check codes," IEEE Trans. Inform. Theory, vol. 47, pp. 638-656, Feb. 2001.
6. J. Fan, "Array codes as low-density parity-check codes," in Proc. 2nd Int. Symp. on Turbo Codes & Related Topics, 2000, pp. 543-546.
7. T. Tian, C. Jones, J. Villasenor, and R. Wesel, "Construction of irregular ldpc codes with low error floors," in Proc. IEEE Int. Conf. Communications (ICC), May 2003, pp. 3125-3129.
8. A. Ramamoorthy and R. Wesel, "Analysis of an algorithm for irregular ldpc code construction," in Proc. IEEE Int. Symp. on Inform. Theory (ISIT), June 2004, p. 69.
9. J. A. McGowan and R. C. Williamson, "Loop removal from ldpc codes," in Proc. IEEE Info. Theory Workshop (ITW), Mar. 2003, pp. 230-233.
10. D. J. MacKay, "Good error-correcting codes based on very sparse matrices," IEEE Trans. Inform. Theory, vol. 45, pp. 399-431, Mar. 1999.