Efficient assignment and scheduling for heterogeneous DSP systems

IEEE Transactions on Parallel and Distributed Systems

Volumn 16, Issue 6, 2005, Pages 516-525

  Shao, Zili ^a   Zhuge, Qingfeng ^a   Xue, Chun ^a   Sha, Edwin H M ^a  

^a The University of Texas at Dallas   (United States)

Author keywords

Assignment; DSP; Heterogeneous; High level synthesis; Real time; Scheduling

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; DATA STRUCTURES; GRAPH THEORY; MATHEMATICAL MODELS; OPTIMIZATION; REAL TIME SYSTEMS; THEOREM PROVING;

DATA FLOW GRAPH; HETEROGENEOUS DIGITAL SIGNAL PROCESSING; HETEROGENEOUS FUNCTIONAL UNIT; HIGH LEVEL SYNTHESIS;

DIGITAL SIGNAL PROCESSING;

EID: 21244485158     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/TPDS.2005.71     Document Type: Article

References (20)

1. P.G. Paulin and J.P. Knight, "Force-Directed Scheduling for the Behavioral Synthesis of ASIC's," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 8, pp. 661-679, June 1989.
2. L.-F. Chao and E.H.-M. Sha, "Static Scheduling for Synthesis of DSP Algorithms on Various Models," J. VLSI Signal Processing Systems, vol. 10, pp. 207-223, 1995.
3. K. Ito and K. Parhi, "Register Minimization in Cost-Optimal Synthesis of DSP Architecture," Proc. IEEE VLSI Signal Processing Workshop, Oct. 1995.
4. C.-Y. Wang and K.K. Parhi, "Resource Constrained Loop List Scheduler for DSP Algorithms," J. VLSI Signal Processing, vol. 11; pp. 75-96, Oct./Nov. 1995.
5. Y.-N. Chang, C.-Y. Wang, and K.K. Parhi, "Loop-List Scheduling for Heterogeneous Functional Units," Proc. Sixth Great Lakes Symp. VLSI, pp. 2-7, Mar. 1996.
6. L.-F. Chao, A. LaPaugh, and E.H.-M. Sha, "Rotation Scheduling: A Loop Pipelining Algorithm," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 16, pp. 229-239, Mar. 1997.
7. K. Ito, L. Lucke, and K. Parhi, "ILP-Based Cost-Optimal DSP Synthesis with Module Selection and Data Format Conversion," IEEE Trans. VLSI Systems, vol. 6, pp. 582-594, Dec. 1998.
8. M.R. Garey and D.S. Johnson, Computers and Intractability: A Guide to the Theory of NP-Completeness. W.H. Freeman and Company, 1979.
9. O. Beaumont, A. Legrand, and Y. Robert, "The Master-Slave Paradigm with Heterogeneous Processors," IEEE Trans. Parallel Distributed Systems, vol. 14, no. 9, pp. 897-908, Sept. 2003.
10. C.-J. Hou and K.G. Shin, "Allocation of Periodic Task Modules with Precedence and Deadline Constraints in Distributed Real-Time Systems," IEEE Trans. Computers, vol. 46, pp. 1338-1356, Dec. 1997.
11. C. Banino, O. Beaumont, L. Carter, J. Ferrante, A. Legrand, and Y. Robert, "Scheduling Strategies for Master-Slave Tasking on Heterogeneous Processor Platforms," IEEE Trans. Parallel Distributed Systems, vol. 15, no. 4, pp. 319-330, Apr. 2004.
12. A. Legrand, H. Renard, Y. Robert, and F. Vivien, "Mapping and Load-Balancing Iterative Computations on Heterogeneous Clusters with Shared Links," IEEE Trans. Parallel Distributed Systems, vol. 15, no. 6, pp. 546-558, June 2004.
13. K. Ramamritham, J.A. Stankovic, and P.-F. Shiah, "Efficient Scheduling Algorithms for Real-Time Multiprocessor Systems," IEEE Trans. Parallel and Distributed Systems, vol. 1, no. 4, pp. 184, 194, Apr. 1990.
14. R. Bettati and J.W.-S. Liu, "End-to-End Scheduling to Meet Deadlines in Distributed Systems," Proc. Int'l Conf. Distributed Computing Systems, pp. 452-459, June 1992.
15. O. Beaumont, A. Legrand, L. Marchal, and Y. Robert, "Pipelining Broadcasts on Heterogeneous Platforms," Proc. Int'l Parallel and Distributed Processing Symp., 2004.
16. S. Srinivasan and N.K. Jha, "Safety and Reliability Driven Task Allocation in Distributed Systems," IEEE Trans. Parallel and Distributed Systems, vol. 10, no. 3, pp. 238-251, Mar. 1999.
17. S.M. Shatz, J.-P. Wang, and M. Goto, "Task Allocation for Maximizing Reliability of Distributed Computer Systems," IEEE Trans. Computers, vol. 41, no. 9, pp. 1156-1168, Sept. 1992.
18. Y. He, Z. Shao, B. Xiao, Q. Zhuge, and E.H.-M. Sha, "Reliability Driven Task Scheduling for Tightly Coupled Heterogeneous Systems," Proc. IASTED Int'l Conf. Parallel and Distributed Computing and Systems, Nov. 2003.
19. W.N. Li, A. Lim, P. Agarwal, and S. Sahni, "On the Circuit Implementation Problem," IEEE Trans. Computer-Aided Design of Integrated Circuits and Systems, vol. 12, pp. 1147-1156, Aug. 1993.
20. C.E. Leiserson and J.B. Saxe, "Retiming Synchronous Circuitry," Algorithmica, vol. 6, pp. 5-35, 1991.