Safety and reliability driven task allocation in distributed systems

IEEE Transactions on Parallel and Distributed Systems

Volumn 10, Issue 3, 1999, Pages 238-251

  Srinivasan, Santhanam ^a,b   Jha, Niraj K ^a,c  

^a IEEE   (United States)

^b LUCENT TECHNOLOGIES   (United States)

^c Princeton University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

TASK ALLOCATION;

ACCIDENT PREVENTION; COMPUTER SIMULATION; FAULT TOLERANT COMPUTER SYSTEMS; GRAPH THEORY; HEURISTIC METHODS; RELIABILITY; RESOURCE ALLOCATION;

DISTRIBUTED COMPUTER SYSTEMS;

EID: 0032683084     PISSN: 10459219     EISSN: None     Source Type: Journal    
DOI: 10.1109/71.755824     Document Type: Article

References (27)

1. S.J. Kim and J.C. Browne, "A General Approach to Mapping of Parallel Computations upon Multiprocessor Architectures," Proc. Int'l Conf. Parallel Processing, vol. 3, pp. 1-8, University Park, Penn., Aug. 1988.
2. G.C. Sih and E.A. Lee, "Declustering: A New Multiprocessor Scheduling Technique," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 6, pp. 625-637, June 1993.
3. G.C. Sih and E.A. Lee, "A Compile-Time Scheduling Heuristic for Interconnection-Constrained Heterogeneous Processor Architectures," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 2, pp. 175-186, Feb. 1993.
4. I. Page, T. Jacob, and E. Chern, "Fast Algorithms for Distributed Resource Allocation," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 2, pp. 188-197, Feb. 1993.
5. C.M. Woodside and G.G. Monforton, "Fast Allocation of Processes in Distributed and Parallel Systems," IEEE Trans. Parallel and Distributed Systems, vol. 4, no. 2, pp. 164-174, Feb. 1993.
6. Y.C. Chow and W.H. Kohler, "Models for Dynamic Load Balancing in a Heterogeneous Multiple Processor System," IEEE Trans. Computers, vol. 28, no. 5, pp. 354-361, May 1979.
7. G. Cybenko, "Dynamic Load Balancing for Distributed Memory Multiprocessors," J. Parallel and Distributed Computing, vol. 7, pp. 279-301, 1989.
8. H.S. Stone, "Multiprocessor Scheduling with the Aid of Network Flow Algorithms," IEEE Trans. Software Eng., vol. 3, no. 1, pp. 85-93, Jan. 1977.
9. P.Y.R. Ma, E.Y.S. Lee, and M. Tsuchiya, "A Task Allocation Model for Distributed Computing Systems," IEEE Trans. Computers, vol. 31, no. 1, pp. 41-47, Jan. 1982.
10. W.W. Chu, L.J. Holloway, M.T. Lan, and K. Efe, "Task Allocation in Distributed Data Processing," Computer, pp. 57-69, Nov. 1980.
11. K. Efe, "Heuristic Models of Task Assignment Scheduling in Distributed Systems," Computer, pp. 50-56, June 1982.
12. V.M. Lo, "Heuristic Algorithms for Task Assignments in Distributed Systems," IEEE Trans. Computers, vol. 37, no. 11, pp. 1,384-1,397, Nov. 1988.
13. N.S. Bowen, C.N. Nikolaou, and A. Ghafoor, "On the Assignment Problem of Arbitrary Process Systems to Heterogeneous Distributed Computer Systems," IEEE Trans. Computers, vol. 41, no. 3, Mar. 1992.
14. S. Yajnik, S. Srinivasan, and N.K. Jha, "TBFT: A Task-Based Fault Tolerance Scheme for Distributed Systems," Proc. Int'l Conf. Parallel and Distributed Computer Systems, Las Vegas, Nev., Oct. 1994.
15. W.H. Kohler, "A Preliminary Evaluation of the Critical Path Method for Scheduling Tasks on Multiple Processor Systems," IEEE Trans. Computers, vol. 24, no. 12, pp. 1,235-1,238, Dec. 1975.
16. S. Tridandapani and A.K. Somani, "Efficient Utilization of Spare Capacity for Fault Detection and Location in Multiprocessor Systems," Proc. Int'l Symp. Fault-Tolerant Computing, pp. 440-447, Montreal, July 1992.
17. N.K. Jha and S. Kundu, Testing and Reliable Design of CMOS Circuits. Norwell, Mass.: Kluwer Academic, 1990.
18. B.W. Johnson, Design and Analysis of Fault Tolerant Digital Systems. Reading, Mass.: Addison-Wesley, 1989.
19. S.M. Shatz, J.P. Wang, and M. Goto, "Task Allocation for Maximizing Reliability of Distributed Computer Systems," IEEE Trans. Computers, vol. 41, no. 9, pp. 1,156-1,168, Sept. 1992.
20. C.J. Hou and K.G. Shin, "Allocation of Periodic Task Modules with Precedence and Deadline Constraints in Distributed Real-Time Systems," Proc. Real-Time Systems Symp., pp. 146-155, Dec. 1992.
21. N.H. Vaidya and D.K. Pradhan, "Fault-Tolerant Design Strategies for Reliability and Safety," IEEE Trans. Computers, vol. 42, no. 10, pp. 1,195-1,206, Oct. 1993.
22. M. Mullazani, "Reliability and Safety," Proc. Fourth IFAC Workshop Safety Comput. Contr. Systems, pp. 141-146, 1985.
23. B.W. Johnson and J.H. Aylor, "Reliability and Safety Analysis of a Fault-Tolerant Controller," IEEE Trans. Reliability, vol. 35, no. 10, pp. 355-362, Oct. 1986.
24. K.H. Huang and J.A. Abraham, "Algorithm-Based Fault Tolerance for Matrix Operations," IEEE Trans. Computers, vol. 33, no. 6, pp. 518-528, June 1984.
25. A.L.N. Reddy and P. Banerjee, "Algorithm-Based Fault Detection for Signal Processing Applications," IEEE Trans. Computers, vol. 39, no. 10, pp. 1,304-1,308, Oct. 1990.
26. Y.H. Choi and M. Malek, "A Fault-Tolerant Systolic Sorter," IEEE Trans. Computers, vol. 37, no. 5, pp. 621-624, May 1988.
27. S. Srinivasan and N.K. Jha, "Efficient Diagnosis in Algorithm-Based Fault Tolerant Multiprocessor Systems," Proc. Int'l Conf. Computer Design, pp. 592-595, Boston, Oct. 1993.