An adaptive viterbi decoder based on FPGA dynamic reconfiguration technology

Proceedings - 2004 IEEE International Conference on Field-Programmable Technology, FPT '04

Volumn , Issue , 2004, Pages 315-318

  Qin, Xiang Ju ^a,b   Zhu, Ming Cheng ^a   Wei, Zhong Yi ^b   Chao, Du ^a  

^a SHENZHEN UNIVERSITY   (China)

^b XI'AN UNIVERSITY OF TECHNOLOGY   (China)

Author keywords

Adaptive Viterbi Algorithm(AVA); Dynamic Reconfiguration; Total Reconfiguration

Indexed keywords

ADAPTIVE ALGORITHMS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTATIONAL COMPLEXITY; COMPUTATIONAL METHODS; COMPUTER HARDWARE; CONSTRAINT THEORY; DATA STORAGE EQUIPMENT; DECODING; SPURIOUS SIGNAL NOISE;

ADAPTIVE VITERBI ALGORITHM (AVA); CHANNEL NOISE; DYNAMIC RECONFIGURATION; TOTAL RECONFIGURATION;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 20844435287     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (8)

1. Francois Chan, Adaptive Viterbi Decoding Convolutional Codes over Memoryless Channels. In IEEE Transactions on Communications, 45(11):1389-1400, Nov. 1997.
2. Sriram Swaminathan , Russell Tessier,Dennis Goeckel,and Wayne Burleson. A Dynamic Reconfigurable Adaptive Viterbi Decoder . In FPGA'02, February 2002.
3. B. Pandita and S. K. Roy. Design and Implementation of a Viterbi Decoder Using FPGAs. In Proceedings, IEEE International Conference on VLSI Design,pages 611-614, Jan. 1999.
4. Zhu-Ming Cheng ect The Initial Study on Dynamic Re-configurable Logic System Based on FPGA(in Chinese), In Semiconductor Technology, August 2000.
5. K. Chadha and J. R. Cavallaro, "A reconfigurable Viterbi decoder architecture," Conference record of thirty fifth asilomar conference on signals, systems and computers, vol.1, pp. 66-71, 2001.
6. Du Chao Zhu Ming-chenZhang Tai-yiQin Xiang-ju, Reconfigurable Architecture for the ACS module of the Viterbi Decoder(in chinese),In Application of Eletronic Technology November 2004 (will be published)
7. T.K. Truong, Ming-Tang Shih, Irving S. Reed and E. H. Satorius. "A VLSI Design for a Trace-Back Viterbi Decoder" Communications, IEEE Transactions on , Volume: 40 , Issue: 3 , March 1992
8. Y.Zhu, M Benaissa. "A Novel ACS Scheme for Area-Efficient Viterbi Decoders", Circuits and Systems, 2003. ISCAS'03. Proceedings of the 2003 International Symposium on , Volume: 2, 25-28 May 2003