메뉴 건너뛰기




Volumn 1, Issue , 2004, Pages 530-535

Optimal power converter topology for powering future microprocessor demands

Author keywords

[No Author keywords available]

Indexed keywords

HIGH COMPUTATION SPEEDS; MOORE'S LAW; MOTHERBOARDS; VOLTAGE REGULATOR MODULE (VRM);

EID: 20544454568     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IECON.2004.1433364     Document Type: Conference Paper
Times cited : (6)

References (10)
  • 2
    • 84860946754 scopus 로고    scopus 로고
    • Voltage Regulator-Down (VRD) 10.0, April
    • Voltage Regulator-Down (VRD) 10.0, "Design guide © intel corporation," April 2003.
    • (2003) Design Guide © Intel Corporation
  • 3
    • 0034313356 scopus 로고    scopus 로고
    • Investigation of candidate vrm topologies for future microprocessors
    • Nov
    • X. Zhou et al., "Investigation of candidate vrm topologies for future microprocessors," IEEE Trans. On Power Electron., vol. 15, no. 1, pp. 1172-1182, Nov 2000.
    • (2000) IEEE Trans. on Power Electron. , vol.15 , Issue.1 , pp. 1172-1182
    • Zhou, X.1
  • 7
    • 84860952804 scopus 로고    scopus 로고
    • April
    • http://www.innneon.com/cgi/ecrm.dll/ecrm/scripts/prod_ov.jsp?oid=34029, "Infineon n-channel optimos2," April 2004.
    • (2004) Infineon N-channel Optimos2
  • 10
    • 0001520716 scopus 로고    scopus 로고
    • The future of power semiconductor device technology
    • June
    • B. J. Baliga, "The future of power semiconductor device technology," Proceedings of IEEE, vol. 89, no. 6, pp. 822-832, June 2001.
    • (2001) Proceedings of IEEE , vol.89 , Issue.6 , pp. 822-832
    • Baliga, B.J.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.