Non Volatile Memory Technologies: Floating Gate Concept Evolution

Materials Research Society Symposium Proceedings

Volumn 830, Issue , 2005, Pages 13-24

  Clementi, Cesare ^a   Bez, Roberto ^a  

^a STMICROELECTRONICS   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COSTS; DATA STORAGE EQUIPMENT; DYNAMIC RANDOM ACCESS STORAGE; ELECTRON TUNNELING; MOS CAPACITORS; NAND CIRCUITS; SALES; SEMICONDUCTOR STORAGE; STATIC RANDOM ACCESS STORAGE; THRESHOLD VOLTAGE;

CODE EXECUTION; FOWLER-NORDHEIM TUNNELING; MOORE'S LAW; NANOCRYSTAL MEMORY;

FLASH MEMORY;

EID: 20344397429     PISSN: 02729172     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. "Semiconductor Industry Outlook: 2002 NVM Conference", Webfeetb inc. Report, 2002
2. Lai S., "Flash memories: where we were and where we are going", IEDM Tech Dig, p.971, 1998
3. Pavan P., Bez R., Olivo P., Zanoni E., "Flash memory cells - An overview", Proc of the IEEE, 85, p.1248, 1997
4. Pavan P., Bez R., "The industry standard Flash memory cell", in "Flash Memories" edited by Cappelletti P. et al., Kluwer Academic Publishers, 1999
5. Masuoka F., Momodomi M., Iwata Y., Shirota R., "New ultra high density EPROM and Flash with NAND structure cell", IEDM Tech. Dig., p.552, 1987
6. Aritome S., "Advanced Flash Memory technology and trends for file storage application", IEDM Tech Dig., session 33, 2000
7. Selmi L., Fiegna C., "Physical aspects of cell operation and reliability" in "Flash Memories"edited by Cappelletti P. et al., Kluwer Academic Publishers, 1999
8. Ricco' B. et al., Proc. IEEE, 86, 2399 (1998)
9. Cappelletti P., Bez R., Cantarelli D., Fratin L., "Failure mechanisms of Flash cell in program/erase cycling", IEDM Tech. Dig., p.291, 1994
10. Crisenza G., Ghidini G., Manzini S., Modelli A., Tosi M., "Charge loss in EPROM due to ion generation and transport in interlevel dielectrics", IEDM Tech. Dig., p. 107, 1990
11. Crisenza G., Clementi C., Ghidini G., Tosi M., "Floating gate memories", Quality and Reliability Engineering International, 8, p. 177, 1992
12. International Technology Roadmap for Semiconductors, 2003 Edition
13. Ichige M. et al., "A novel self-aligned shallow trench isolation cell for 90 nm 4 Gbit NAND Flash EEPROMs", 2005 Symp. On VLSI Technology Digest
14. Blomme P. et al., "A novel low voltage memory device with an Engineered SiO2/High-k tunneling barrier", NVSMW Digest 2003
15. Muralidhar R. et al., "A 6V Embedded 90 nm Silicon Nanocrystal Non Volatile memory", IEDM Tech. Dig., p.601, 2003
16. De Salvo B. et al., "How far will Silicon nanocrystals push the scaling limits of NVM technologies?", IEDM Tech. Dig., p.597, 2003
17. Fazio A., "Flash Memory Scaling", MRS Bulletin, November 2004, pg. 814-817