Robust design and optimization of operating amplifiers

Proceedings of the IEEE International Conference on Industrial Technology

Volumn 2, Issue , 2003, Pages 745-750

  Burmen, Árpád ^a   Puhan, Janez ^a   Tuma, Tadej ^a  

^a UNIVERSITY OF LJUBLJANA   (Slovenia)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATION; COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUITS; OPTIMIZATION; PROBLEM SOLVING; SET THEORY;

CIRCUIT PARAMETERS; COST FUNCTION; GENERIC OPTIMIZATION ALGORITHM; ROBUST DESIGN;

AMPLIFIERS (ELECTRONIC);

EID: 19844381822     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. H. Abdel-Malek and A. Hassan. The ellipsoidal technique for design centering and region approximation. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 10(8):1006-1014, August 1991.
2. S. A. Aftab and M. A. Styblinski. 1C variability minimization using a new Cp and Cpk based variability/performance measure. In Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94, pages 149-152, London, UK, 1994.
3. M. J. Box. A new method of constrained optimization and a comparison with other methods. Computer Journal, 8(1):42-52, April 1965.
4. M. del Mar Hershenson, S. P. Boyd, and T. H. Lee. Optimal design of a CMOS op-amp via geometric programming. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 20(1):1-21, January 2001.
5. A. Dharchoudhury and S. M. Kang. Worst-case analysis and optimization of VLSI circuit performances. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 14(4):481-492, April 1995.
6. H. Gräb, S. Zizala, J. Eckmüller, and K. Antreich. The sizing rules method for analog integrated circuit design. In IEEE/ACM International Conference on Computer Aided Design. ICCAD 2001, pages 343-349, San Jose, CA, USA, 2001.
7. M. Keramat and R. Kielbasa. OPTOMEGA: an environment for analog circuit optimization. In ISCAS '98 Proceedings of the 1998 IEEE International Symposium on Circuits and Systems, pages 122-125, Monterey, CA, USA, 1998.
8. M. Krasnicki, R. Phelps, R. A. Rutenbar, and L. R. Carley. MAELSTROM: efficient simulation-based synthesis for custom analog cells. In Proceedings 1999 Design Automation Conference, pages 945-950, New Orleans, LA, USA, 1999.
9. K. Krishna and S. W. Director. The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 14(12):1557-1568, December 1995.
10. R. Phelps, M. Krasnicki, R. A. Rutenbar, L. R. Carley, and J. R. Heliums. Anaconda: simulation-based synthesis of analog circuits via stochastic pattern search. IEEE Transactions on Computer Aided Design of Integrated Circuits and Systems, 19(6):703-717, 2000.
11. J. Puhan, T.Tuma, and I. Fajfar. Optimisation methods in SPICE: a comparison. In Proceedings of European Conference on Circuit Theory and Design. ECCTD '99. Vol. 2, pages 1279-1282, Stresa, Italy, 1999.
12. T. Quarles, A. R. Newton, D. O. Pederson, and A. Sangiovanni-Vincentelli. SPICE3 version 3f4 user's manual. University of California, Berkeley, CA, USA, 1989.
13. R. Schwencker, F. Schenkel, H. Grab, and K. Antreten. The generalized boundary curve - a common method for automatic nominal design and centering of analog circuits. In Proceedings Design, Automation and Test in Europe Conference and Exhibition 2000, pages 42-47, Los Alamitos, CA, USA, 2000.
14. A. H. Shah. Technology migration of a high performance CMOS amplifier using an automated front-to-back analog design flow. In Design, Automation and Test in Europe Conference and Exhibition, 2002. Proceedings of Designers' Forum, pages 224-229, Paris, France, 2002.