Due date assignment using artificial neural networks under different shop floor control strategies

International Journal of Production Research

Volumn 42, Issue 9, 2004, Pages 1727-1745

  Hsu, S Y ^a   Sha, D Y ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPETITION; COMPUTER SIMULATION; CONSUMER PRODUCTS; CONTROL SYSTEM ANALYSIS; CONTROLLABILITY; CUSTOMER SATISFACTION; DATA COMPRESSION; DECISION MAKING; INFORMATION ANALYSIS; NEURAL NETWORKS; PARALLEL PROCESSING SYSTEMS; PARAMETER ESTIMATION; SENSITIVITY ANALYSIS; STATISTICAL METHODS; STRATEGIC PLANNING;

CONTROL STRATEGIES; DUE DATE ASSIGNMENT (DDA); ORDER REVIEW/RELEASE (ORR);

MACHINE SHOPS;

EID: 1942472554     PISSN: 00207543     EISSN: None     Source Type: Journal    
DOI: 10.1080/00207540310001624375     Document Type: Review

References (20)

1. CHANG, F. C. R., 1994, A study of factors affecting due-date predictability in a simulation dynamic job shops. Journal of Manufacturing System, 13, 393-400.
2. CHENG, T. C. E. and GUPTA, M. C., 1989, Survey of scheduling research involving due date determination decisions. European Journal of Operation Research, 38, 156-166.
3. CHUNG, S. H., YANG, M. H. and CHENG, C. M., 1997, The design of due date assignment model and the determination of flow time control parameters for the wafer fabrication factories. IEEE Transaction on Component, Packaging, and Manufacturing Technology - Part C, 20, 278-287.
4. EILON, S. and CHOWDHURY, I. G., 1976, Due-date in job shop scheduling. International Journal of Production Research, 14, 223-138.
5. ENNS, S. T., 1993, Job shop flow time prediction and tardiness control using queue analysis. International Journal of Production Research, 31, 2045-2057.
6. FAUSETT, L., 1994, Fundamentals of Neural Networks (Englewood Cliffs: Prentice-Hall).
7. HUANG, C. L., HUANG, Y. H., CHANG, T. Y., CHANG, S. H., CHUNG, C. H., HUANG, D. T. and LI, R. K., 1999, The construction of production performance prediction system for semiconductor manufacturing with artificial neural networks. International Journal of Production Research, 37, 1387-1402.
8. KAPLAN, A. C. and URNAL, A. T., 1993, A probabilistic cost-based due date assignment model for job shops. International Journal of Production Research, 31, 2817-2834.
9. LOU, S. X. C. and KAGER, P. W., 1989, A robust production control policy for VLSI wafer fabrication. IEEE Transactions on Semiconductor Manufacturing, 2, 159-164.
10. PHILIPOOM, P. R., REES, L. R., and WIEGMANN, L., 1994, Using artificial neural networks to determine internally-set due-date assignments for shop scheduling. Decision Sciences, 25, 825-847.
11. RAGATZ, G. L. and MABERT, V. A., 1984, A simulation analysis of due date assignment rules. Journal of Operation Management, 5, 27-39.
12. RUMELHART, D. E. and MCCLELLAND, J. L., 1989, Parallel distributed processing: explorations in the microstructure of cognition, Vol. 1 (Cambridge, MA: MIT Press).
13. SHA, D. Y. and Hsu, S.-Y., The effect of rework on the shop floor control in wafer fabrication. Journal of Manufacturing Technology Management (in press).
14. SHYUR, H. J., LUXHOJ, J. T. and WILLIAMS, T. P., 1996, Using neural networks to predict component inspection requirements for aging aircraft. Computers and Industrial Engineering, 30, 257-267.
15. SMITH, C. H., MINOR, E. D. and WEN, H. J., 1995, Regression-based due date assignment rules for improved assembly shop performance. International Journal of Production Research, 33, 2375-2385.
16. SMITH, M. L. and SEIDMAN, A., 1993, Due date selection procedure for job shop simulation Computers and Industrial Engineering, 7, 297-320.
17. UDO, G. J., 1992, Neural networks applications in manufacturing process. Computers and Industrial Engineering, 23, 97-100.
18. VIG, M. M. and DOOLEY, K. J., 1991, Dynamic rules for due-date assignment. International Journal of Production Research, 29, 1361-1377.
19. WEEKS, J. K., 1979, A simulation study of predictable due-dates. Management Science, 25, 363-373.
20. WEIN, L. M., 1988, Scheduling semiconductor wafer fabrication. IEEE Transaction on Semiconductor Manufacturing, J. 115-128.