Efficient Reduction Techniques for Systems with Many Components

Electronic Notes in Theoretical Computer Science

Volumn 130, Issue , 2005, Pages 379-399

  Emerson, E Allen ^a   Wahl, Thomas ^a  

^a UNIVERSITY OF TEXAS AT AUSTIN   (United States)

Author keywords

BDD based Symbolic Representation; Counter Abstraction; Model Checking; Replication

Indexed keywords

ABSTRACTING; DECISION THEORY; FORMAL LOGIC; GRAPH THEORY; SOFTWARE ENGINEERING; STATE SPACE METHODS;

BDD-BASED SYMBOLIC REPRESENTATION; COUNTER ABSTRACTION; MODEL CHECKING; REPLICATION;

COMPUTER SYSTEMS;

EID: 18144385508     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.entcs.2005.03.019     Document Type: Conference Paper

References (21)

1. Ball, T. and S.K. Rajamani, Bebop: A symbolic model checker for boolean programs, SPI Workshop on Model Checking of Software (2000)
2. E.M. Clarke, R. Enders, T. Filkorn, and S. Jha Exploiting symmetry in temporal logic model checking Formal Methods in System Design (FMSD) 1996
3. E.A. Emerson, and E.M. Clarke Using branching time temporal logic to synthesize synchronization skeletons Science of Computer Programming (SOCP) 1982
4. E.A. Emerson, and A.P. Sistla Symmetry and model checking Formal Methods in System Design (FMSD) 1996
5. Emerson, E. A. and J. Srinivasan, A decidable temporal logic to reason about many processes, Principles of Distributed Computing (PODC) (1990)
6. Emerson, E. A. and R.J. Trefler, From asymmetry to full symmetry: New techniques for symmetry reduction in model checking, Conference on Correct Hardware Design and Verification Methods (CHARME) (1999)
7. Emerson, E. A. and T. Wahl, On combining symmetry reduction and symbolic representation for efficient model checking, Conference on Correct Hardware Design and Verification Methods (CHARME) (2003)
8. J. Fernandez, M. Bozga, and L. Ghirvu State space reduction based on live variables analysis Science of Computer Programming (SOCP) 2003
9. S.M. German, and A.P. Sistla Reasoning about systems with many processes Journal of the ACM 1992
10. C.N. Ip, and D.L. Dill Better verification through symmetry Formal Methods in System Design (FMSD) 1996
11. C.N. Ip, and D.L. Dill Verifying systems with replicated components in Murφ Formal Methods in System Design (FMSD) 1999
12. B.D. Lubachevsky An approach to automating the verification of compact parallel coordination programs Acta Informatica 1984
13. J.M. Mellor-Crummey, and M.L. Scott Algorithms for scalable synchronization on shared-memory multiprocessors ACM Transactions on Computer Systems (TOCS) 1991
14. R. Melton, and D.L. Dill Murφ Annotated Reference Manual, rel. 3.1 http://verify.stanford.edu/dill/murphi.html 1996
15. S. Minato Zero-suppressed bdds and their applications Software Tools for Technology Transfer (STTT) 2001
16. S.S. Muchnick Advanced Compiler Design & Implementation 1997 Morgan Kaufmann Publishers
17. F. Pong, and M. Dubois A new approach for the verification of cache coherence protocols IEEE Transactions on Parallel and Distributed Systems (TOPDS) 1995
18. D.E. Simon An Embedded Software Primer 1999 Addison-Wesley
19. F. Somenzi The CU Decision Diagram Package, release 2.3.1 http://vlsi.colorado.edu/~fabio/CUDD 2001
20. Wang, F. and K. Schmidt, Symmetric symbolic safety-analysis of concurrent software with pointer data structures, Formal Techniques for Networked and Distributed Systems (FORTE) (2002)
21. Yorav, K., "Exploiting Syntactic Structure for Automatic Verification", Ph.D. thesis, Technion Israel, http://www.cs.technion.ac.il/users/orna/KarenThesis.ps.gz (2000)