A Low-Voltage CMOS Switch With a Novel Clock Boosting Scheme

IEEE Transactions on Circuits and Systems II: Express Briefs

Volumn 52, Issue 4, 2005, Pages 185-188

  Keskin, Mustafa ^a  

^a QUALCOMM INC   (United States)

Author keywords

Clocks; CMOS analog integrated circuits; discrete time systems; switched capacitor (SC) circuits

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC CLOCKS; ELECTRIC POTENTIAL; GATES (TRANSISTOR); INTEGRATED CIRCUIT LAYOUT; MOS CAPACITORS; SWITCHING NETWORKS;

CLOCK BOOSTING SCHEME; CMOS ANALOG INTEGRATED CIRCUITS; DISCRETE TIME SYSTEMS; LOW VOLTAGE SWITCH; SWITCHED CAPACITOR (SC) CIRCUITS;

SEMICONDUCTOR SWITCHES;

EID: 17844375386     PISSN: 15497747     EISSN: 15583791     Source Type: Journal    
DOI: 10.1109/TCSII.2004.842037     Document Type: Article

References (17)

1. W. Sansen, M. Steyaert, V. Peluso, and E. Peeters, “Toward sub 1-V analog integrated circuits in submicron standard CMOS technologies,” in Proc. IEEE Int. Solid-State Circuit Conf., 1998, pp. 186–187.
2. J. Crols and M. Steyaert, “Switched opamps: An approach to realize full-CMOS switched-capacitor circuits at very low power supply voltages,” IEEE J. Solid-State Circuits, vol. 29, no. 8, pp. 936–942, Aug. 1994.
3. F. Maloberti, F. Francesconi, D. Malcovati, and O. Nys, “Design considerations on low-voltage low-power data converters,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 42, no. 11, pp. 853–863, Nov. 1995.
4. R. Castello, F. Montecchi, F. Rezzi, and A. Baschirotto, “Low-voltage analog filters,” IEEE Trans. Circuits Syst. I, Fundam. Theory Appl., vol. 42, no. 11, pp. 827–840, Nov. 1995.
5. J. Grilo, E. MacRobbie, R. Halim, and G. C. Temes, “1.8 V, 94 dB dynamic range DeltaSigma modulator for voice applications,” in Proc. Int. Solid-State Circuits Conf., Feb. 1996, pp. 230–231.
6. A. M. Abo and P. R. Gray, “A 1.5-V 10-bit 14-MS/s CMOS pipeline analog-to-digital converter,” IEEE J. Solid-State Circuits, vol. 34, no. 5, pp. 599–606, May 1999.
7. M. Dessouky and A. Kaiser, “Input switch configuration suitable for rail-to-rail operation of switched-opamp circuits,” Electron. Let., vol. 35, no. 1, pp. 8–10, 1999.
8. J. Steensgaard, “Bootstrapped low-voltage analog switches,” in Proc. IEEE Int. Symp. Circuits Systems, vol. 2, May 1999, pp. 29–32.
9. S. Karthikeyan, S. Mortezapour, A. Tammineedi, and E. K. F. Lee, “Low-voltage analog circuit design based on inverting opamp configuration,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, pp. 176–184, Mar. 2000.
10. S. Karthikeyan, A. Tammineedi, C. Boecker, and E. K. F. Lee, “Design of low-voltage front-end interface for switched-opamp circuits,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 47, no. 3, Mar. 2000.
11. A. Baschirotto, “A low-voltage sample-and-hold circuit in standard CMOS technology operating at 40 MS/s,” IEEE Trans. Circuits Syst. II,. Analog Digit. Signal Process., vol. 48, no. 4, pp. 394–399, Apr. 2001.
12. D. Chang and U. Moon, “1-V input sampling circuit with improved linearity,” Electron. Let., vol. 37, no. 8, pp. 479–481, 2001.
13. M. Waltari and K. A. I. Halonen, “1-V 9-bit pipelined switched-opamp ADC,” IEEE J. Solid-State Circuits, vol. 36, no. 1, pp. 129–134, Jan. 2001.
14. M. Keskin, “A novel low-voltage switched-capacitor input branch,” IEEE Trans. Circuits Syst. II, Analog Digit. Signal Process., vol. 50, no. 5, pp. 315–317, May 2003.
15. D. A. Johns and K. Martin, “Switched-capacitor circuits,” in Analog Integrated Circuit Design. New York: Wiley, 1997, pp. 397–398.
16. T. Salo, S. Lindfors, and K. A. I. Halonen, “An 80-MHz bandpass ΔΣ modulator for a 100-MHz IF receiver,” IEEE J. Solid-State Circuits, vol. 37, no. 7, pp. 798–808, Jul. 2002.
17. Patent application pending, Qualcomm Inc. M. Keskin, Low-voltage CMOS switch with novel clock boosting scheme, Aug. 2004.