메뉴 건너뛰기




Volumn 26, Issue 4, 2005, Pages 261-263

100-nm n-/p-Channel I-MOS using a novel self-aligned structure

Author keywords

I MOS; Self alignment; Subthreshold swing

Indexed keywords

GATES (TRANSISTOR); IMPACT IONIZATION; INTEGRATED CIRCUIT MANUFACTURE; MASKS; PHOTOLITHOGRAPHY; RAPID THERMAL ANNEALING; SEMICONDUCTING SILICON; SEMICONDUCTOR DEVICE STRUCTURES; SEMICONDUCTOR JUNCTIONS; SUBSTRATES;

EID: 17644400518     PISSN: 07413106     EISSN: None     Source Type: Journal    
DOI: 10.1109/LED.2005.844695     Document Type: Article
Times cited : (74)

References (7)
  • 1
    • 33646900503 scopus 로고    scopus 로고
    • "Device scaling limits of Si MOSFETs and their application dependencies"
    • Mar
    • D. J. Frank, R. H. Dennard, E. Nowak, P. M. Solomon, Y. Taur, and H.-S. P. Wong, "Device scaling limits of Si MOSFETs and their application dependencies," Proc. IEEE, vol. 89, no. 3, pp. 259-288. Mar. 2001.
    • (2001) Proc. IEEE , vol.89 , Issue.3 , pp. 259-288
    • Frank, D.J.1    Dennard, R.H.2    Nowak, E.3    Solomon, P.M.4    Taur, Y.5    Wong, H.-S.P.6
  • 2
    • 17644425184 scopus 로고    scopus 로고
    • "Scaling issues of n-channel vertical tunnel FET with δp+ SiGe layer"
    • K.K. Bhuwalka, J. Schulze, and I. Eisele, "Scaling issues of n-channel vertical tunnel FET with δp+ SiGe layer," in Device Research Conf Dig., 2004, pp. 215-216.
    • (2004) Device Research Conf. Dig. , pp. 215-216
    • Bhuwalka, K.K.1    Schulze, J.2    Eisele, I.3
  • 4
    • 0036923304 scopus 로고    scopus 로고
    • "I-MOS: A novel semiconductor device with a subthreshold slope lower than kT/q"
    • K. Gopalakrishnan, P. B. Griffin, and J. D. Plummer, "I-MOS: a novel semiconductor device with a subthreshold slope lower than kT/q," in IEDM Tech. Dig., 2002, pp. 289-292.
    • (2002) IEDM Tech. Dig. , pp. 289-292
    • Gopalakrishnan, K.1    Griffin, P.B.2    Plummer, J.D.3
  • 5
    • 4544324636 scopus 로고    scopus 로고
    • "Device challenges and opportunities"
    • C. Hu, "Device challenges and opportunities," in Symp. VLSI Tech. Dig., 2004, pp. 4-5.
    • (2004) Symp. VLSI Tech. Dig. , pp. 4-5
    • Hu, C.1
  • 6
    • 17644381151 scopus 로고    scopus 로고
    • "A novel biasing scheme for the I-MOS (impact-ionization MOS)"
    • Proc. IEEE Silicon Nanoelectron. Workshop
    • W.Y. Choi, D.-S. Woo, B. Y. Choi, J. D. Lee, and B.-G. Park, "A novel biasing scheme for the I-MOS (impact-ionization MOS)," in Proc. IEEE Silicon Nanoelectron. Workshop, 2004, pp. 61-62.
    • (2004) , pp. 61-62
    • Choi, W.Y.1    Woo, D.-S.2    Choi, B.Y.3    Lee, J.D.4    Park, B.-G.5
  • 7
    • 17644386086 scopus 로고    scopus 로고
    • "A new fabrication method for self-aligned nanoscale I-MOS (impact-ionization MOS)"
    • W. Y. Choi, B. Y. Choi, D.-S. Woo, J. D. Lee, and B.-G. Park, "A new fabrication method for self-aligned nanoscale I-MOS (impact-ionization MOS)," in Device Research Conf Dig., 2004, pp. 211-212.
    • (2004) Device Research Conf Dig. , pp. 211-212
    • Choi, W.Y.1    Choi, B.Y.2    Woo, D.-S.3    Lee, J.D.4    Park, B.-G.5


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.