Dynamic reconfiguration of node location in wormhole networks

Journal of Systems Architecture

Volumn 46, Issue 10, 2000, Pages 873-888

  Sánchez, José L ^a,c   García, José M ^b  

^a UNIVERSITY OF CASTILLA LA MANCHA   (Spain)

^b UNIVERSITY OF MURCIA   (Spain)

^c UNIVERSITAT POLITÈCNICA DE VALÈNCIA   (Spain)

Author keywords

Channel pipelining; Dynamic reconfiguration; Interconnection networks; Wormhole switching

Indexed keywords

EID: 17144463779     PISSN: 13837621     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1383-7621(99)00044-2     Document Type: Article

References (33)

1. D.A. Buell, J.M. Arnold, W.J. Kleinfelder, Splash 2: FPGAs in a Custom Computing Machine, IEEE Computer Soc. Press, Silver Spring MD, 1996.
2. Ch. Fraboul, J.Y. Rousselot, P. Siron, Software tools for developing programs on a reconfigurable parallel architecture, in: D. Grassilloud, J.C. Grossetie (Eds.), Computing with Parallel Architectures: T. Node, Kluwer Academic Publishers, Dorderecht, 1991, pp. 101-110.
3. G.H. Golub, C.F. Van Loan, Matrix computations, North Oxford Academic, 1983.
4. D.A. Nicole, Reconfigurable transputer processor architectures, in: T.J. Fountain, M.J. Shute (Eds.), Multiprocessor Computer Architectures, North-Holland, Amsterdam, 1990.
5. A.S. Tanenbaum, Computer Networks, 2nd ed., Prentice-Hall, Englewood Cliffs, NJ, 1988.
6. N.J. Boden, D. Cohen, R.E. Felderman, A.E. Kulawik, C.L. Seitz, J. Seizovic, W. Su, Myrinet - A Gigabit per Second Local Area Network, IEEE Micro, 1995, pp. 29-36.
7. S.H. Bokhari, Finding maximum on an array processor with a global bus, IEEE Trans. Comp. C-33 (2) (1983) 133-139.
8. Ben-Asher, D. Peleg, R. Ramaswami, A. Schuster, The power of reconfiguration, J. Parallel and Distributed Comput. 13 (1991) 139-153.
9. A.A. Chien, A cost and speed model for k-ary n-cube wormhole routers, IEEE Trans. Parallel and Distributed Sys. 9 (2) (1998).
10. W.J. Dally, C.L. Seitz, Deadlock-free message routing in multiprocessor interconnection networks, IEEE Trans. Computers C-36 (5) (1987) 547-553.
11. J. Duato, A new theory of deadlock-free adaptive routing in wormhole networks, IEEE Trans. Parallel and Distributed Systems 4 (12) (1993) 1320-1331.
12. P. Kermani, L. Kleinrock, Virtual cut-through: a new computer communication switching technique, Computer Networks 3 (1979) 267-286.
13. D.H. Lawrie, Access and alignment of data in an array processor, IEEE Transactions on Comput. C-24 (12) (1975) 1145-1155.
14. R. Miller, V.K. Prasanna Kumar, D. Reisis, Q.F. Stout, Parallel computations on reconfigurable meshes, IEEE Trans. Comp. 42 (6) (1993) 678-692.
15. G.F. Pfister, V.A. Norton, Hot spot contention and combining in multistage interconnect networks, IEEE Trans. Comp. C-34 (10) (1985) 943-948.
16. S.L. Scott, J.R. Goodman, The impact of pipelined channels on k-ary n-cube networks, IEEE Trans. Parallel and Distributed Sys. 5 (1) (1994) 2-16.
17. Q.F. Stout, Mesh connected computers with broadcasting, IEEE Trans. Comp. C-32 (1983) 826-830.
18. J. Adamo, C. Bonello, Tenor++: a dynamic configurer for supernode machines, in: Lecture Notes in Computer Science, vol. 457, Springer, Berlin, 1990, pp. 640-651.
19. R. Amerson, R.J. Carter, W.B Culbertson, P. Kuekes, G. Snider, Teramac-configurable custom computing, in: IEEE Symposium on FPGAs for Custom Computing Machines, 1995, pp. 32-38.
20. R. Bittner, P. Athanas, Wormhole run-time reconfiguration, in: Proceedings of the ACM International Symposium of FPGAs, 1997, pp. 79-85.
21. A. Bauch, R. Braam, E. Maehle, DAMP: a dynamic reconfigurate multiprocessor system with a distributed switching network, in: The Second European Distributed Memory Computing Conference, Munich, April 1991, pp. 495-504.
22. F. Desprez, B. Tourancheau, Evaluation des performances de la machine Tnode, La lettre du Transputer, LIB Besacon, No. 7, 1990.
23. C. Ebeling, D.C. Cronquist, P. Franklin, RaPiD-reconfigurable Pipelined Datapath, in: Proceedings of the Sixth International Workshop on Field-Programmable Logic and Applications, 1996.
24. J.M. García, J. Duato, An algorithm for dynamic reconfiguration of a multicomputer network, in: Proceedings of the Third IEEE Symposium on Parallel and Distributed Processing, 1991, pp. 845-855.
25. J.M. García, J. Duato, Dynamic reconfiguration of multicomputer networks: limitations and tradeoffs, in: P. Milligan, A. Nuñez (Eds.), Euromicro Workshop on Parallel and Distributed Process, IEEE Computer Soc. Press, Silver Spring, MD, 1993, pp. 317-323.
26. J.M. García, J.L. Sánchez, P. González, Pepe: a trace-driven simulator to evaluate reconfigurable multicomputer architectures, in: Lecture Notes in Computer Science, vol. 1184, Springer, Berlin, 1996, pp. 302-311.
27. E. Mirsky, A. Dehon, MATRIX: A reconfigurable computing architecture with configurable instruction distribution and deployable resources, in: Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, April 1996.
28. R. Miller, V.K. Prasanna Kumar, D. Reisis, Q.F. Stout, Meshes with reconfigurable buses, in: Proceedings of the MIT Conference on Advanced Research, VLSI, January 1988, pp. 163-178.
29. D. Reisis, V.K. Prasanna-Kumar, VLSI arrays with reconfigurable buses, in: Proceedings of the International Conference on Supercomputing, 1987.
30. J.L. Sánchez, J.M. García, J. Fernández, Improving the performance of parallel triangularization of a sparse matrix using a reconfigurable multicomputer, in: Lecture Notes in Computer Science, vol. 1041, Springer, Berlin, 1996, pp. 493-502.
31. J.L. Sánchez, J.M. García, J. Duato, Using channel pipelining in reconfigurable interconnection networks, in: The Sixth Euromicro Workshop on Parallel and Distributed Processing, IEEE Computer Soc. Press, Silver Spring MD, 1998, pp. 120-126..
32. Q.F. Stout, Meshes with multiple bus, in: Proceedings of the 27th IEEE Symposium on the Foundations of Computer Science, 1986, pp. 264-273.
33. J.M. García, Desarrollo de herramientas para una programación eficiente de las redes de transputers: estudio de la reconfiguración dinámica de la red de interconexión, Ph.D thesis, Universidad Politécnica de Valencia, 1991.