Modeling and verification of a pipelined CPU

Midwest Symposium on Circuits and Systems

Volumn 3, Issue , 2002, Pages

  Ivanov, Lubomir ^a  

^a IONA COLLEGE   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTATIONAL COMPLEXITY; PIPELINE PROCESSING SYSTEMS;

CENTRAL PROCESSING UNIT (CPU);

PROGRAM PROCESSORS;

EID: 17044442196     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. K. McMillan, "Symbolic Model Checking", Kluwer, 1993
2. R.Kurshan, "Computer Aided Verification of Coordinating Processes: The Automata-Theoretic Approach", Princeton Series in Computer Science, Princeton, 1994
3. M.Nielsen, G.Plotkin, and G.Winskel, "Petri nets, event structures, and domains", part I, TCS, 13:85-108, 1981
4. V.Pratt, "Modeling Concurrency with Partial Orders", International Journal of Parallel Programming, 1986
5. P. Godefroid, "Partial Order Methods for the Verification of Concurrent Systems: an Approach to the State Explosion Problem", Doctoral Dissertation, University of Liege, 1995
6. R. Nalumasu, G. Gopalakrishnan, "A New Partial Order Reduction Algorithm for Concurrent System Verification", Proc of IFIP, 1996
7. D. Peled, "Combining Partial Order Reductions with On-the-Fly Model Checking", Journal of Formal Methods in Systems Design, 8 (1), 1996
8. L.Ivanov, R.Nunna, S.Bloom, "Modeling and Analysis of Non-Iterated Systems: An Approach Based on Series-Parallel Posets", Proceedings of ISCAS'99, 1999
9. L.Ivanov, R.Nunna, "Formal Verification with Series-Parallel Posets of Globally-Iterated Locally-Non-Iterated Systems", Proceedings of MWSCAS'99, 1999
10. L.Ivanov, R.Nunna, "Formal Verification: A New Partial Order Approach", Proceedings of ASIC/SOC'99, 1999
11. L. Ivanov, R. Nunna, "Modeling and Verification of an Interconnect Bus Protocol", Proc. of MWSCAS'00, 2000
12. L.Ivanov, R.Nunna "Modeling and Verification of Cache Coherence Protocols", ISCAS'01, Sydney, Australia, 2001
13. L.Ivanov, R.Nunna "Modeling and Verification of Iterated Systems and Protocols", MWSCAS'01, Dayton, OH, 2001
14. L.Ivanov "Formal Verification of a Microprocessor Control", MWSCAS'01, Dayton, OH, 2001
15. L.Ivanov "Formal Verification of Microinstruction Sequencing", Proceedings of ICCIT'01, Montclair, NJ, 2001
16. nd edition, Morgan Kaufmann, 1996
17. S. Bloom, Z. Esik, "Free Shuffle Algebras in Language Varieties", TCS 163 (1996) 55-98, Elsevier