|
Volumn 5, Issue , 2001, Pages 129-132
|
Modeling and verification of cache coherence protocols
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CACHE COHERENCE PROTOCOLS;
CACHE CONTROLLER;
LEVEL-1;
MAIN MEMORY;
MODELING AND VERIFICATIONS;
SERIES-PARALLEL POSET;
SET OF RULES;
SHARED MEMORY;
CACHE MEMORY;
NETWORK PROTOCOLS;
ALGORITHMS;
CACHE MEMORY;
COMPUTER SIMULATION;
DATA STORAGE EQUIPMENT;
ITERATIVE METHODS;
MICROPROCESSOR CHIPS;
CACHE COHERENCE PROTOCOLS;
|
EID: 0035015345
PISSN: None
EISSN: None
Source Type: Conference Proceeding
DOI: 10.1109/iscas.2001.922002 Document Type: Conference Paper |
Times cited : (22)
|
References (14)
|