Architecture of a Reconfigurable Processor for Implementing Search Algorithms over Discrete Matrices

Proceedings of the International Conference on Engineering of Reconfigurable Systems and Algorithms

Volumn , Issue , 2003, Pages 127-133

  Sklyarov, Valery ^a   Skliarova, Iouliia ^a  

^a UNIVERSITY OF AVEIRO   (Portugal)

Author keywords

Boolean and ternary matrices; FPGA; Problems of combinatorial optimization; Reconfigurable architecture; Search algorithm

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; COMPUTER ARCHITECTURE; FIELD PROGRAMMABLE GATE ARRAYS; MATRIX ALGEBRA; OPTIMIZATION;

DISCRETE MATRICES; SEARCH ALGORITHMS;

PROGRAM PROCESSORS;

EID: 1642322114     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. Gu, J.: Satisability Problems in VLSI Engineering. DIMACS Workshop on Satisability Problem, Mar. 1996.
2. Zakrevski, A.D.: Logical Synthesis of Cascade Networks. Moscow: Science, 1981.
3. st Int Conf. ERSA'2001, Las Vegas, pp. 85-91.
4. Murgai, R., Brayton, R., Sangiovanni-Vincentelli, A.: Logic Synthesis for Field Programmable Gate Arrays. Kluwer Academic Publisher, 1995.
5. Platzner, M.: Reconfigurable accelerators for combinatorial problems. IEEE Computer, Apr. 2000, pp. 58-60.
6. Abramovici, M., de Sousa, J.,T.: A SAT solver using reconfigurable hardware and virtual logic. Journal of Automated Reasoning, vol. 24, nos. 1-2, February 2000, pp. 5-36.
7. Sklyarov, V., Skliarova, I., Ferrari, A.B.: Hierarchical Specification and Implementation of Combinatorial Algorithms Based on RHS Model. Proc. XVI Conf. on Design of Circuits and Integrated Systems - DCIS, 2001, pp. 486-491.
8. Skliarova, I., Ferrari, A.B.: Design and Implementation of Reconfigurable Processor for Problems of Combinatorial Computations. Proc. of EUROMICRO Symp. on Digital Systems Design, Warsaw, Sept. 4-6, 2001, pp. 112-119.
9. Zakrevskij, A.: Combinatorial Theory of Logical Design. Automatics and Computers. 1990, N 2, pp. 68-79.
10. V.Sklyarov, Reconfigurable models of finite state machines and their implementation in FPGAs. Journal of Systems Architecture, 2002, 47, pp. 1043-1064.
11. DK1, Handel-C: http://www.celoxica.com
12. Sklyarov, V., Skliarova, I. Design of Digital Circuits on the Basis of Hardware Templates. Proceedings of ESA'2003, Las Vegas, 23-26 June, 2003.
13. PCI boards: http://www.alpha-data.com
14. Spartan IIE Development Platform, 2002. Available: www.trenz-electronic.de
15. ISE 5.2, Xilinx FPGA. Available: http:/www.xilinx.com/