Comparing multiported cache schemes

Proceedings of the International Conference on Parallel and Distributed Processing Techniques and Applications

Volumn 3, Issue , 2003, Pages 1179-1185

  Niar, Smaïl ^a   Eeckhout, Lieven ^b   De Bosschere, Koen ^b  

^a UNIVERSITÉ DE VALENCIENNES   (France)

^b GHENT UNIVERSITY   (Belgium)

Author keywords

Cache memories; Computer architecture; Multibanked caches; Multiported caches

Indexed keywords

COMPUTER ARCHITECTURE; REDUCED INSTRUCTION SET COMPUTING; SCHEDULING; SYSTEMS ANALYSIS; TIME DIVISION MULTIPLEXING;

ACCESS TIME; INSTRUCTION PER CYCLE; INTERLEAVING; MULTIPORTED CACHES;

BUFFER STORAGE;

EID: 1642278870     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (11)

1. S. Cho, P. C. Yew and G. Lee. A high bandwidth memory pipeline for a wide issue processors, IEEE Transactions on Computers, Vol. 50, No. 7, July 2001, p. 706-723.
2. T. Juan, J. J. Navarro and O. Temam. Data caches for superscalar processors. Proceedings of the 11th International Conference on Supercomputing, July 1997, p. 60-67.
3. R.E. Kessler, The Alpha 21264 Microprocessor. IEEE Micro, March-April 1999, p. 24-36.
4. G. Reinman and N. Jouppi. Cacti 2.0: An Integrated Cache Timing and Power Model, Research Report Western Research Lab 1999.
5. J. A. Rivers, G. S. Tyson, E. S. Davidson, T. M. Austin. On high-bandwidth data cache design for multi-issue processors. Proceedings of 30th ACM/IEEE International Symposium on Microarchitecture (MICRO-30), 1997, p.46-56.
6. P. Shivakumar and N. P. Jouppi. CACTI 3.0: An integrated cache timing, power, and area model, Research Report Western Research Lab 2001/2, August 2001.
7. G. S. Sohi and M. Franklin. High-bandwidth data memory systems for superscalar processors. Proceedings of the fourth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS-IV), April 1991, p. 53-62.
8. H. Vandierendonck and K. De Bosschere. An address transformation combining block and word interleaving. Computer Architecture Letters, Volume 1, June 2002.
9. S. Wilton and N. Jouppi. An Enhanced Access and Cycle Time Model for On-Chip Caches. Research Report Western Research Lab, 93/5, July 1994.
10. W. Wulf and S. McKee. Hitting the Memory Wall: Implications of the Obvious. Computer Architecture News, 23(1):20-24, March 1995.
11. K. C. Yeager, The MIPS R10000 superscalar microprocessor. IEEE Micro, March-April 1996.