|
Volumn 40, Issue 8-10, 2000, Pages 1267-1272
|
Model and design rules for eliminating surface potential induced failures in high voltage integrated circuits
|
Author keywords
[No Author keywords available]
|
Indexed keywords
|
EID: 16344389340
PISSN: 00262714
EISSN: None
Source Type: Journal
DOI: 10.1016/S0026-2714(00)00122-0 Document Type: Article |
Times cited : (12)
|
References (6)
|