A fully integrated 0.5-5.5-GHz CMOS distributed amplifier

IEEE Journal of Solid-State Circuits

Volumn 35, Issue 2, 2000, Pages 231-239

  Ballweber, Brian M ^a,b   Gupta, Ravi ^a,c   Allstot, David J ^a,d  

^a IEEE   (United States)

^b MOTOROLA INC   (United States)

^c MAXIM INTEGRATED PRODUCTS   (United States)

^d University of Washington   (United States)

Author keywords

CMOS analog integrated circuits; CMOS integrated circuits; Radio frequency amplifiers

Indexed keywords

AMPLIFIERS (ELECTRONIC); COMPUTER AIDED DESIGN; INTEGRATED CIRCUIT LAYOUT; LINEAR INTEGRATED CIRCUITS;

DISTRIBUTED AMPLIFIERS;

CMOS INTEGRATED CIRCUITS;

EID: 0033899650     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.823448     Document Type: Article

References (26)

1. E. L. Ginzton, W. R. Hewlett, J. H. Jasberg, and J. D. Noe, "Distributed amplification," Proc. IRE, vol. 36, pp. 956-969, Aug. 1948.
2. W. S. Percival, "Thermonic valve circuits," British Patent 460 562, Jan. 25, 1937.
3. T. T. Y. Wong, Fundamentals of Distributed Amplification. Norwood, MA: Artech, 1993.
4. E. W. Strid and K. R. Gleason, "A DC-12 GHz monolithic GaAs FET distributed amplifier," IEEE Trans. Microwave Theory Tech., vol. MTT-30, pp. 969-975, July 1982.
5. Y. Ayasli, R. L. Mozzi, J. L. Vorhaus, L. D. Reynolds, and R. A. Pucel, "A monolithic GaAs 1-13 GHz traveling-wave amplifier," IEEE Trans. Microwave Theory Tech., vol. MTT-30, pp. 976-981, July 1982.
6. K. B. Niclas, R. D. Remba, R. R. Pereira, and B. D. Cantos, "The declining drain line lengths circuit - A computer derived design concept applied to a 2-26.5-GHz distributed amplifier," IEEE Trans. Microwave Theory Tech., vol. MTT-34, pp. 427-434, Apr. 1986.
7. K. B. Niclas, W. T. Wilser, T. R. Kritzer, and R. R. Pereira, "On theory and performance of solid-state microwave distributed amplifiers," IEEE Trans. Microwave Theory Tech., vol. MTT-31, pp. 447-490, June 1983.
8. S. N. Prasad, J. B. Beyer, and I.-S. Chang, "Power-bandwidth considerations in the design of MESFET distributed amplifiers," IEEE Trans. Microwave Theory Tech., vol. 36, pp. 1117-1123, July 1988.
9. P. J. Sullivan, B. A. Xavier, and W. H. Ku, "An integrated CMOS distributed amplifier utilizing packaging inductance," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1969-1975, Oct. 1997.
10. B. Kleveland, C. H. Diaz, D. Vook, L. Madden, T. H. Lee, and S. S. Wong, "Monolithic CMOS distributed amplifier and oscillator," in IEEE Dig. Tech. Papers, 1999, pp. 70-71.
11. B. Ballweber, R. Gupta, and D. J. Allstot, "Fully-integrated CMOS RF amplifiers," in IEEE Dig. Tech. Papers, 1999, pp. 72-73.
12. D. J. Allstot, B. M. Ballweber, and R. Gupta, "CMOS distributed amplifier design using CAD optimization techniques," in 1999 Southwest Symp. Mixed-Signal Design, Apr. 1999, pp. 140-146.
13. D.G. Sarma, "On distributed amplification," Proc. Inst. Elect. Eng., vol. 102B, pp. 689-697, 1954.
14. D. M. Pozar, Microwave Engineering. Reading, MA: Addison-Wesley, 1990.
15. B. M. Ballweber, "Design and computer aided optimization of a fully integrated CMOS RF distributed amplifier," M.S. thesis, Oregon State University, Corvallis, OR, Nov. 1998.
16. E. Aarts and J. Korst, Simulated Annealing and Boltzmann Machines. New York: Wiley, 1989.
17. I. Pitas, "Optimization and adaptation of discrete-valued digital filter parameters by simulated annealing," IEEE Trans. Signal Processing, vol. 42, pp. 860-866, Apr. 1994.
18. J. D. Wilson, "A simulated annealing algorithm for optimizing RF power efficiency in coupled-cavity traveling-wave tubes," IEEE Trans. Electron Devices, vol. 44, pp. 2295-2299, Dec. 1997.
19. R. A. Rutenbar, "Simulated annealing algorithms: An overview," IEEE Circuits Devices Mag., vol. 5, pp. 19-26, Jan. 1989.
20. R. Gupta, "Design and computer aided optimization of a fully integrated CMOS RF power amplifier," Ph.D. dissertation, Oregon State University, Corvallis, July 1998.
21. G. G. E. Gielen, H. C. C. Walscharts, and W. M. C. Sansen, "Analog circuit design optimization based on symbolic simulation and simulated annealing," IEEE J. Solid-State Circuits, vol. 25, pp. 707-713, June 1990.
22. F. Durbin, J. Haussy, G. Berthiau, and P. Siarry, "Circuit performance optimization and model fitting based on simulated annealing," Int. J. Electronics, vol. 73, pp. 1267-1271.
23. H. M. Greenhouse, "Design of planar rectangular microelectronic inductors," IEEE Trans. Parts, Hybrids, and Packaging, vol. PHP-10, pp. 101-109, June 1974.
24. J. R. Long and M. A. Copland, "The modeling, characterization, and design of monolithic inductors for silicon RF IC's," IEEE J. Solid-State Circuits, vol. 32, pp. 357-369, Mar. 1997.
25. J. Craninckx and M. S. J. Steyaert, "A 1.8-GHz low-phase-noise CM OS VCO using optimized hollow spiral inductors," IEEEJ. Solid-State Circuits, vol. 32, pp. 736-744, May 1997.
26. B. M. Ballweber, R. Gupta, and D. J. Allstot, PERL, Practical Extraction and Report Language, 2nd ed. Cambridge, MA: O' Reilly & Associates, 1996.