|
Volumn , Issue , 2004, Pages 428-435
|
M-Trie: An efficient approach to on-chip logic minimization
|
Author keywords
[No Author keywords available]
|
Indexed keywords
LOGIC MINIMIZATION;
LOGIC SYNTHESIS;
MINIMIZATION PROBLEM;
NETWORK PROCESSORS;
ALGORITHMS;
BOOLEAN FUNCTIONS;
COMPUTATIONAL COMPLEXITY;
DATA STRUCTURES;
MICROPROCESSOR CHIPS;
OPTIMIZATION;
PROBLEM SOLVING;
PROGRAM PROCESSORS;
RESOURCE ALLOCATION;
LOGIC PROGRAMMING;
|
EID: 16244405886
PISSN: 10923152
EISSN: None
Source Type: Conference Proceeding
DOI: None Document Type: Conference Paper |
Times cited : (7)
|
References (11)
|