On interactions between routing and detailed placement

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers, ICCAD

Volumn , Issue , 2004, Pages 387-393

  Jariwala, Devang ^a   Lillis, John ^a  

^a 1120 Science and Engineering Offices   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CONGESTION MAPS; GLOBAL ROUTING; ROUTING OPTIMIZATION; ROUTING STRUCTURES;

ALGORITHMS; COMMUNICATION CHANNELS (INFORMATION THEORY); DATA STRUCTURES; FIELD PROGRAMMABLE GATE ARRAYS; GLOBAL OPTIMIZATION; OPTIMAL CONTROL SYSTEMS; PERTURBATION TECHNIQUES; ROUTERS; SIMULATED ANNEALING;

INTERACTIVE COMPUTER SYSTEMS;

EID: 16244396116     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. V.Betz, J.Rose, "VPR: A New Packing, Placement and Routing Tool for FPGA Research," International Workshop on Field Programmable Logic and Applications, 1997.
2. U.Brenner, A.Rohe, "An effective Congestion Driven Placement Framework," ISPD, 2002.
3. A.Caldwell, A.B.Kahng, I.L.Markov, "Hierarchical Whitespace Allocation in Top-down Placement," IEEE TCAD, vol. 22(11), November 2003.
4. C.E.Cheng, "RISA: Accurate and Efficient Placement Routability Modeling," ISPD, 2001.
5. S.W.Hur, J.Lillis, "Mongrel: Hybrid Techniques for Standard Cell Placement," ICCAD, 2000.
6. P.Kannan, S.Balachandran, D.Bhatia, "On metrics for comparing routability estimation methods for FPGAs," DAC, 2002.
7. J.Lou, S.Krishnamoorthy, H.Sheng, "Estimating Routing Congestion using Probabilistic Analysis," ISPD, 2001.
8. S.Nag, R.Rutenbar, "Performance Driven Simultaneous Placement and Routing for FPGAs," IEEE TCAD, Vol 7, No 6, June 1998.
9. P.Parakh, R.Brown, K.Sakallah, "Congestion Driven Quadratic Placement," DAC, 1998.
10. M.Wang, X.Yang, K.Eguro, M.Sarrafzadeh, "Multi-center Congestion Estimation and Minimization During Placement," ISPD, 2000.
11. M.Wang, X.Yang, M.Sarrafzadeh, "Dragon-2000: Standard-cell Placement Tool for Large Industry Circuits," ICCAD, 2000.
12. X.Yang, B.Choi, M.Sarrafzadeh, "Routability Driven Whitespace Allocation for Fixed-die Standard-cell Placement," ISPD, 2002.
13. X.Yang, R.Kastner, M.Sarrafzadeh, "Congestion Estimation During Top-down Placement," ISPD, 2001.
14. http://www.ece.ucsb.edu/~kastner/labyrinth