Optimizing the memory bandwidth with loop fusion

Second IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and Systems Synthesis, CODES+ISSS 2004

Volumn , Issue , 2004, Pages 188-193

  Marchal, Paul ^a   Gómez, José Ignacio ^b   Catthoor, Francky ^a   Verdoorlaege, Sven ^c   Piuel, Luis ^b  

^a IMEC   (Belgium)

^b UNIVERSIDAD COMPLUTENSE DE MADRID   (Spain)

^c UNIVERSITY OF LEUVEN   (Belgium)

Author keywords

Loop fusion; Low power; Memory bandwidth

Indexed keywords

LOOP FUSION; LOW POWER; MEMORY BANDWIDTH; TRADE-OFFS;

BANDWIDTH; BOUNDARY CONDITIONS; DATA REDUCTION; EMBEDDED SYSTEMS; ENERGY EFFICIENCY; OPTIMIZATION;

DATA STORAGE EQUIPMENT;

EID: 16244389344     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (17)

1. O. Avissar, R. Barua, and D. Stewart. Heterogeneous Memory Management for Embedded Systems. In Proc. Cases, 2001.
2. F. Bodin, W. Jalby, C. Eisenbeis, and D. Windheiser. A quantitative algorithm for data locality optimization. In Proc. Int. Wkshp, on Code Generation, pages 119-145, 1991.
3. D. Cannon and W. Jalby abd K. Gallivan. Strategies for cache and local memory management by global progra, optimizations. J. of Parallel and Distributed Systems, 25:587-617, 1988.
4. P. Grun, N. Dutt, and A. Nicolau. Memory Aware Compilation through Timing Extraction. In Proc. 37th Dac, pages 316-321, Jun. 2001.
5. K. McKinley, S. Carr, and C.Tseng. Improving data locality with loop transformations. ACM Transactions on Programming Languages and Systems, 18(4):424-453, July 1996.
6. L. Lamport. The parallel execution of do-loops. Communications of ACM, 17(2):83-93, Feb. 1974.
7. P. Marchal, J.I. Gomez, and F. Catthoor. Loop morphing to improve the performance on a VLIW. In accepted for ASAP 2004, 2004.
8. M. Wolf. Improving locality and parallelism in nested loops. Technical report, Technical report CSL-TR-92-538, Stanford Univ., CA, USA, Sep. 1992.
9. P. Panda, N. Dutt, and A. Nicolau. Exploiting Off-Chip Memory Access Modes in High-Level Synthesis. In Proc. Iccad, pages 333-340, Oct. 1997.
10. P.Panda, F.Catthoor, N.Dutt, K.Danckaert, E.Brockmeyer, C.Kulkarni, A.Vandecappelle, and P.G.Kjeldsberg. Data and Memory Optimizations for Embedded Systems. ACM Trans. on Design Automation for Embedded Systems (TODAES), 6(2):142-206, Apr. 2001.
11. Y. Qian, S. Carr, and P. Sweany. Loop Fusion for Clustered VLIW Architectures. In Proc. Joint Conference on Languages, Compilers and Tools for Embedded Systems and Software and Compilers for Embedded Systems, pages 19-21, June 2002.
12. B. Rau. Iterative Modulo Scheduling. Technical report, HP Labs, 1995.
13. M. Saghir, P. Chow, and C. Lee. Exploiting Dual Data Banks in Digital Signal Processors. In ASPLOS, Jun. 1997.
14. A. Vandecappelle, M. Miranda, E. Brockmeyer, F. Catthoor, and D. Verkest. Global Multimedia System Design Exploration using Accurate Memory Organization Feedback. In Proc. 39th DAC, 1999.
15. S. Verdoorlaege, M. Bruynooghe, G. Janssens, and F. Catthoor. Multi-dimensional incremental loop fusion for data locality. In Proceedings 2003 Application-specific Systems, Architectures and Processors, pages 17-27, 2003.
16. W. Verhaegh, E. Aarts, P. van Gorp, and P. Lippens. A Two-stage Solution Approach for Multidimensional Periodic Scheduling. IEEE Trans. Computer Aided Design of Integrated Circuits and Systems, 10(10):1185-1199, Oct. 2001.
17. S. Wuytack, F. Catthoor, G. De Jong, and H. De Man. Minimizing the required memory bandwidth in VLSI system realizations. IEEE Trans. VLSI Systems, 7(4):433-441, Dec. 1999.