Reducing translation lookaside buffer active power

Proceedings of the International Symposium on Low Power Electronics and Design

Volumn 2003-January, Issue , 2003, Pages 10-13

  Clark, L T ^a   Choi, Byungwoo ^a   Wilkerson, M ^a  

^a INTEL CORPORATION   (United States)

Author keywords

CADCAM; Circuit simulation; Computer aided manufacturing; Discrete cosine transforms; Energy management; Memory management; Microprocessors; Permission; Radio frequency; Registers

Indexed keywords

COMPUTER AIDED MANUFACTURING; COSINE TRANSFORMS; DISCRETE COSINE TRANSFORMS; ENERGY MANAGEMENT; LOW POWER ELECTRONICS; MICROPROCESSOR CHIPS; POWER ELECTRONICS;

CADCAM; MEMORY MANAGEMENT; PERMISSION; RADIO FREQUENCIES; REGISTERS;

CIRCUIT SIMULATION;

EID: 1542359441     PISSN: 15334678     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/LPE.2003.1231825     Document Type: Conference Paper

References (10)

1. J. Montanaro, et al., " A 160MHz, 32b, 0.5W RISC Microprocessor, IEEE JSSC, 31, pp. 1703-1714, 1996.
2. L. T. Clark, et al., "An Embedded 32b Microprocessor Core for Low-power and High-performance Applications," IEEE JSSC, 36, pp.1599-1608, 2001.
3. M. Ekman, et al., TLB and Snoop Energy Reduction using Virtual Caches in Low-power Chip Multiprocessors," Proc. ISLPED, pp. 243-246, 2002.
4. T. Juan, et al., "Reducing TLB Power Requirements," Proc. ISLPED, pp. 196-201, 1997.
5. th Symp. Comp. Arch., pp. 114-123, 1992.
6. L. T. Clark ad G. F. Taylor, "High Fan-in Circuit Design," IEEE JSSC, 31, pp.91-96, 1996.
7. Z. Hu, et al., "Timekeeping Techniques for Predicting and Optimizing Memory Behavior," Proc. ISSCC, pp. 166-167, 2003.
8. Z. Hu, et al., "Managing Leakage for Transient Data: Decay and Quasi-Static 4T Memory Cells," Proc. ISLPED, 2002, pp. 52-55.
9. D. Harris, Skew-Tolerant Circuit Design, Morgan Kaufmann, 2001, p. 112.
10. Powermill User Guide, Synopsis Inc., 2001.