CoolPression - A hybrid significance compression technique for reducing energy in caches

Proceedings - IEEE International SOC Conference

Volumn , Issue , 2004, Pages 399-402

  Ghosh, Mrinmoy ^a   Shi, Weidong ^a   Lee, Hsien Hsin S ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COOLPRESSION CACHE; COUNT ENABLE (CE) BIT; DYNAMIC ZERO COMPRESSION TECHNIQUE; PRIORITY ENCODERS (PE);

COMPUTER SIMULATION; DATA COMPRESSION; DATA TRANSFER; DECODING; ENCODING (SYMBOLS); ENERGY UTILIZATION; FLOWCHARTING; INTEGER PROGRAMMING; MATHEMATICAL MODELS; POWER CONTROL; TRANSISTORS;

CACHE MEMORY;

EID: 14844286881     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (9)

1. B. Amrutur and M. Horowitz. Techniques to Reduce Power in Fast Wide Memories. In Proc. of the Int'l Symp. on Low Power Electronics, 1994.
2. R. Canal, A. Gonzalez, and J. E. Smith. Very low power pipelines using significance compression. In MICRO-33, 2000.
3. Y.-J. Chang, C.-L. Yang, and F. Lal. A Power-Aware SWDR Cell for Reducing Cache Write Power. In ISLPED-03, 2003.
4. K. Ghose and M. B. Kamble. Reducing power in superscalar processor caches using subbanking, multiple line buffers and bit-line segmentation. In ISLPED-99, 1999.
5. N. S. Kim, T. M. Austin, and T. N. Mudge. Low-Energy Data Cache Using Sign Compression and Cache Line Bisection. In 2nd Workshop on MPI, 2002.
6. A. Matsuzawa. RF-SoC - Expectations and Required Conditions. In IEEE Trans. on Microwave Theory and Techniques, 2002.
7. C.-L. Su and A. M. Despain. Cache design trade-offs for power and performance optimization: a case study. In Proc. of the Int'l Symp. on Low Power Design, 1995.
8. L. Villa, M. Zhang, and K. Asanovic. Dynamic zero compression for cache energy reduction. In MICRO-33, 2000.
9. J.-S. Wang and C.-H. Huang. High-speed and low-power cmos priority encoders. JSCC, 35(10), 2000.