Averaging technique in flash analog-to-digital converters

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 2, 2004, Pages 233-253

  Figueiredo, Pedro M ^a,b   Vital, Joao C ^a,b  

^a MIPSABG Chipidea Lda Portugal   (Portugal)

^b INSTITUTO SUPERIOR TÉCNICO   (Portugal)

Author keywords

[No Author keywords available]

Indexed keywords

COMPARATOR CIRCUITS; COMPUTER SIMULATION; ELECTRIC POTENTIAL; GAIN MEASUREMENT; MONTE CARLO METHODS; MOSFET DEVICES; TRANSCONDUCTANCE;

AVERAGING TECHNIQUES; DESIGN AUTOMATION; DESIGN METHODOLOGY; FLASH ANALOG-TO-DIGITAL CONVERSION; OFFSET VOLTAGE;

ANALOG TO DIGITAL CONVERSION;

EID: 1442312161     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2003.822415     Document Type: Article

References (17)

1. M. Pelgrom, A. Duinmaijer, and P. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1439, Oct. 1989.
2. K. Kattmann and J. Barrow, "A technique for reducing differential non-linearity errors in flash A/D converters," in Proc. IEEE Int. Solid-State Circuits Conf., Feb. 1991, pp. 170-171.
3. 2," IEEE J. Solid-State Circuits, vol. 32, pp. 1887-1895, Dec. 1997.
4. H. Pan, "A 3.3-V 12-b 50-MS/s A/D Converter in 0.6 μm CMOS With 80-dB SFDR," PhD. dissertation, Univ. California, Los Angeles, 1999.
5. J. White and A. Abidi, "Active resistor networks as 2-D sampled data filters," IEEE Trans. Circuits Syst. I, vol. 39, pp. 724-733, Sept. 1992.
6. P. Scholtens and M. Vertregt, "A 6-b 1.6-Gsample/s flash ADC in 0.18-μm CMOS using averaging termination," IEEE J. Solid-State Circuits, vol. 37, pp. 1599-1609, Dec. 2002.
7. H. Kimura, A. Matsuzawa, T. Nakamura, and S. Sawada, "A 10-b 300-MHz interpolated-parallel A/D converter," IEEE J. Solid-State Circuits, vol. 28, pp. 438-446, Apr. 1993.
8. J. Guilherme, P. Figueiredo, P. Azevedo, G. Minderico, A. Leal, J. Vital, and J. Franca, "A pipeline 15-b 10-Msample/s analog-to-Digital converter for ADSL applications," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 1, May 2001, pp. 396-399.
9. J. Compiet, P. de Jong, P. Wambacq, G. Vandersteen, S. Donnay, M. Engels, and I. Bolsens, "High-level modeling of a high-speed flash A/D converter for mixed-signal simulations of digital telecommunication frontends," in Proc. Southwest Symp. Mixed-Signal Design , Feb. 2000, pp. 135-140.
10. S. Limotyrakis, K. Nam, and B. Wooley, "Analysis and simulation of distortion in folding and interpolating A/D converters," IEEE Trans. Circuits Syst. II, vol. 49, pp. 161-169, Mar. 2002.
11. K. Uyttenhove, J. Vandenbussche, E. Lauwers, G. Gielen, and M. Steyaert, "Design techniques and implementation of an 8-bit 200-MS/s interpolating/averaging CMOS A/D converter," IEEE J. Solid-State Circuits, vol. 38, pp. 483-494, Mar. 2003.
12. P. Gray, P. Hurst, S. Lewis, and R. Meyer, Analysis and Design of Analog Integrated Circuits, 4th ed. New York: Wiley, 2001.
13. J. Bastos, A. Marques, M. Steyaert, and W. Sansen, "A 12-bit intrinsic accuracy high-speed CMOS DAC," IEEE J. Solid-State Circuits, vol. 33, pp. 1959-1969, Dec. 1998.
14. M. Choi and A. Abidi, "A6-b 1.3-Gsample/s A/D converter in 0.35-μm CMOS," IEEE J. Solid-State Circuits, vol. 36, pp. 1847-1858, Dec. 2001.
15. H. Stehfest, "Numerical inversion of Laplace transforms," Commun. ACM, vol. 13, pp. 47-49 and 624, 1970.
16. J. Fernandes and M. Silva, "Error analysis of parallel analogue to digital converters," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 5, May 1994, pp. 341-344.
17. M. Pelgrom, A. Rens, M. Vertregt, and M. Dijkstra, "A 25 Ms/s 8-bit CMOS A/D converter for embedded applications," IEEE J. Solid-State Circuits, vol. 29, pp. 879-886, Aug. 1994.