Storage assignment optimizations through variable coalescence for embedded processors

ACM SIGPLAN Notices

Volumn 38, Issue 7, 2003, Pages 220-231

  Zhuang, Xiaotong ^a   Lau, ChokSheak ^a   Pande, Santosh ^a  

^a Georgia Institute of Technology   (United States)

Author keywords

GOA; SOA; Storage assignment; Variable coalescence

Indexed keywords

ALGORITHMS; COMPUTATIONAL COMPLEXITY; EMBEDDED SYSTEMS; GRAPH THEORY; PROGRAM COMPILERS; REAL TIME SYSTEMS;

GENERAL OFFSET ASSIGNMENT; SIMPLE OFFSET ASSIGNMENT; STORAGE ASSIGNMENT; VARIABLE COALESCENCE;

STORAGE ALLOCATION (COMPUTER);

EID: 1442264239     PISSN: 03621340     EISSN: None     Source Type: Journal    
DOI: 10.1145/780731.780763     Document Type: Conference Paper

References (17)

1. D.Bartley, Optimizing Stack Frame access for processors with restricted addressing Modes, Software - Practice and Experience, 22(2): 101-110. Feb 1992.
2. S.Liao et al. Storage assignment to decrease code size. In ACM (PLDI), pp. 186-195, 1995.
3. S.Liao et al. Storage assignment to decrease code size, ACM Transactions on Programming Languages and Systems, 18(3): 235-253, May 1996.
4. A. Sudarsanam, S. Malik, S. Tjiang, and S. Liao. Optimization of Embedded DSP Programs Using Post-pass Data-flow Analysis. In Proc. of ICCAD'97, Speech, and Signal Processing. 1997.
5. A.Sudarsanam, S.Liao, and S. Devadas. Analysis and Evaluation of Address Arithmetic Capabilities in Custom DSP Architectures. In Proc. ACM/IEEE DAC, pp. 287-292, 1997.
6. A. Rao and S. Pande. Storage Assignment Optimizations to Generate Compact and Efficient Code on Embedded DSPs. In ACM (PLDI), pp. 128-138, 1999.
7. A. Rao Compiler Optimizations for Storage Assignment on Embedded DSPs. Master's thesis, Dept. of ECECS, Univ. of Cincinnati, Oct. 1998.
8. Motorola, Inc., Motorola DSP56300 Family Optimizing C Compiler User's Manual.
9. S. S. Muchnick, Advanced Compiler Design and Implementation, Morgan Kaufman, 1997.
10. R. Leupers and P. Marwedel. Algorithm for Address Assignment in DSP Code Generation, Proc. ICCAD, 1996
11. S. Udayanarayanan and C. Chakrabarti. Address code generation for DSPs, In Proc. the 38th Design Automation Conference (DAC), June 2001.
12. S. Atri, J. Ramanujam, and M. Kandemir. Improving variable placement for embedded processors, In Proc. Languages and Compilers for High-Performance Computing, 2000.
13. G. Ottoni, S. Rigo, G. Araujo, S. Rajagopalan, S. Malik, "Optimal Live Range Merge for Address Register Allocation in Embedded Programs", International Conference on Compiler Construction (CC01), 2001.
14. Araujo, G., Sudarsanam, A., and Malik, S. Instruction set design and optimizations for address computation in DSP processors. In 9th International Symposium on Systems Synthesis (November 1996), IEEE, pp. 31-37.
15. Gebotys, C. DSP address optimization using a minimum cost circulation technique. In Proceedings of the International Conference on Computer-Aided Design (November 1997), IEEE, pp. 100-103.
16. Leupers, R., Basu, A., and Marwedel, P, "Optimized array index computation in DSP programs", In Proceedings of the ASP-DAC (February 1998), IEEE.
17. A. V. Aho and R. Sethi, J. D. Ullman, Compilers Principles, Techniques and Tools, Addison-Wesley, Reading, MA, 1986.