A performance evaluation method for optimizing embedded applications

Proceedings - 3rd IEEE International Workshop on System-on-Chip for Real-Time Applications, IWSOC 2003

Volumn , Issue , 2003, Pages 10-15

  Grunewald M ^a   Niemann, J C ^a   Ruckert U ^a  

^a UNIVERSITY OF PADERBORN   (Germany)

Author keywords

Application software; Design optimization; Detectors; Embedded software; Energy consumption; Engines; Hardware; Optimization methods; Software performance; Throughput

Indexed keywords

APPLICATION SPECIFIC INTEGRATED CIRCUITS; COMPUTER HARDWARE; COMPUTER SOFTWARE; DETECTORS; DISTRIBUTED COMPUTER SYSTEMS; EMBEDDED SOFTWARE; ENERGY UTILIZATION; ENGINES; HARDWARE; MICROPROCESSOR CHIPS; NUMBER THEORY; PROGRAMMABLE LOGIC CONTROLLERS; RANDOM NUMBER GENERATION; SYSTEM-ON-CHIP; THROUGHPUT;

DESIGN OPTIMIZATION; EMBEDDED APPLICATION; LOW ENERGY CONSUMPTION; OPTIMIZATION METHOD; PSEUDO RANDOM NUMBER GENERATORS; SIMULATION-BASED METHOD; SOFTWARE AND HARDWARES; SOFTWARE PERFORMANCE;

APPLICATION PROGRAMS;

EID: 13944280470     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/IWSOC.2003.1212997     Document Type: Conference Paper

References (13)

1. D. Brooks, V. Tiwari, and M. Martonosi. Wattch: A Framework for Architectural-Level Power Analysis and Optimizations. In Proceedings of the 27th International Symposium on Computer Architectures, pages 83-94, 2000.
2. R. Y. Chen and M. J. Irwin. Architecture-Level Power Estimation and Design Experiments. ACM Transactions on Design Automation of Electronics Systems, 6(1):50-66, 2001.
3. J. Flinn and M. Satyanarayanan. PowerScope: A Tool for Profiling the Energy Usage of Mobile Application. In Proceedings of the 2nd IEEE Workshop on Mobile Computing Systems and Applications, pages 2-10, 1999.
4. D. Langen, J.-C. Niemann, M. Porrmann, H. Kalte, and U. Rückert. Implementation of a RISC Processor Core for SoC Designs - FPGA Prototype vs. ASIC Implementation. In In Proceedings of the IEEE-Workshop: Heterogeneous reconfigurable Systems on Chip (SoC), 2002.
5. M. T.-C. Lee, V. Tiwari, S. Malik, and M. Fujita. Power Analysis and Minimization Techniques for Embedded DSP Software. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 5(1), March 1997.
6. T. Mitra, A. Roychoudhury, and X. Li. Timing Analysis of Embedded Software for Speculative Processors. In Proc. of the International Symposium on System Synthesis, 2002.
7. R. Muresan and C. H. Gebotys. Current Consumption Dynamics at Instruction and Program Level for a VLIW DSP Processor. In Proc. of the 14th International Symposium on System Synthesis, pages 130-135, October 1-3 2001.
8. M. Porrmann, H. Kalte, U. Witkowski, J.-C. Niemann, and U. Rückert. A Dynamically Reconfigurable Hardware Accelerator for Self-Organizing Feature Maps. In In Proceedings of The 5th World Multi-Conference on Systemics, Cybernetics and Informatics, 2001.
9. G. Qu, N. Kawabe, K. Usami, and M. Potkonjak. Functional-Level Power Estimation Methodology for Microprocessors. In Proceedings of the 37th Design Automation Conference, June 5-9 2000.
10. A. Sinha and A. P. Chandrakasan. JouleTrack - A Web Based Tool for Software Energy Profiling. In Proceedings of the Design Automation Conference, June 18-22 2001.
11. S. Steinke, M. Knauer, L. Wehmeyer, and P. Marwedel. An Accurate and Fine Grain Instruction-Level Energy Model Supporting Software Optimizations. In Proceedings of the Internationl Workshop: Power and Timing Modeling, Optimization and Simulation (Patmos), September 26-28 2001.
12. T. Tan, A. Raghumathan, G. Lakshminarayana, and N. K. Jha. High-level Software Energy Macro-modeling. In Proceedings of the 38th Design Automation Conference, 2001.
13. F. Wolf and R. Ernst. Execution cost interval refinement in static software analysis. Journal of Systems Architectures, 47:339-356, 2001.