An automated methodology for low electro-magnetic emissions digital circuits design

Proceedings of the EUROMICRO Systems on Digital System Design, DSD 2004

Volumn , Issue , 2004, Pages 540-547

  Blunno, Ivan ^a   Narboni, Guy Alain ^b   Passerone, Claudio ^a  

^a POLITECNICO DI TORINO   (Italy)

^b Implexe   (France)

Author keywords

[No Author keywords available]

Indexed keywords

AUTOMOTIVE APPLICATIONS; CLOCK DOMAINS; RADIATED EMISSIONS; SYNCHRONOUS CIRCUITS;

ELECTRIC CURRENTS; ELECTROMAGNETIC WAVE EMISSION; ELECTRONIC EQUIPMENT; ELECTRONICS INDUSTRY; INTEGRATED CIRCUITS; PRINTED CIRCUIT BOARDS; SCHEDULING; SIGNAL INTERFERENCE; SIGNAL PROCESSING; SYNCHRONOUS MACHINERY; SYSTEMS ANALYSIS;

DIGITAL CIRCUITS;

EID: 13944270991     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/DSD.2004.1333323     Document Type: Conference Paper

References (18)

1. P. Baptiste, C. L. Pape, and W. Nuijten. Constraint-based scheduling. Kluwer Academic Publishers, 2001.
2. L. Benini, P. Vuillod, A. Bogliolo, and G. D. Micheli. Clock skew optimization for peak current reduction. Journal of VLSI Signal Processing, 16:117-130, 1997.
3. Celestry. http://www.celestry.com/products.clockwise.shtml.
4. H. Chen and D. Ling. Power supply noise analysis methodology for deep-submicron vlsi chip design. In Proc. Design Automation Conf., pages 638-643, June 1997.
5. I. Circuits. Measurements of Conducted Electromagnetic Emission. VDE AK767.13/14.5, IEC 61967 CDV 0.1.
6. M. Coenen. On-chip measures to achieve EMC. In IEEE International Symposium on EMC, pages 31-36, Feb. 1997.
7. E. Dijkstra. A note two problems in connection with graphs. In Numerical Mathematics, volume 1, pages 269-271, 1959.
8. B. A. et al. IEEE DASC Standard Delay Format (SDF) PAR 1497, 2001. See http://www.eda.org/sdf/.
9. K. Hardin, J. Fessler, and D. Bush. Spread spectrum clock generation for the reduction of radiated emissions. In IEEE International Symposium on EMC, pages 227-231, Sept. 1994.
10. J. Hennessy and D. Patterson. Computer Architecture: a Quantitative Approach. Morgan Kaufmann Publisher Inc., 1990.
11. R. Hitchcock, G. Smith, and D. Cheng. Timing analysis of computer hardware. In IBM Journal of Research and Development, pages 100-105, Jan. 1982.
12. F. Lin and D. Chen. Reduction of power supply emi emissions by switching frequency modulation. In The VPEC Thenth Annual Power Electronics Seminar, Sept. 1992.
13. G. Nemhauser and L. Wolsey. Integer and Combinatorial Optimization. Wiley, 1988.
14. J. F. Sr. Controlling Conducted Emissions by Design. Van Nostrand Reinhold, 1991.
15. Texas Instruments, http://www.ti.com. Printed-Circuit-Board Layout for Improved Electromagnetic Compatibility, 1996.
16. N. Violette, D. White, and M. Violette. Electromagnetic Compatibility Handbook. Van Nostrand Reinhold, 1987.
17. A. Vittal, H. Ha, F. Brewer, and M. Marek-Sadowska. Clock skew optimization for ground bounce control. In Proc. Int. Conf. Computer-Aided Design, pages 395-399, Nov. 1996.
18. J. Wang, O. Fujiwara, and T. Nojima. A model for predicting electromagnetic interference of implanted cardiac pacemakers by mobile telephones. IEEE Trans. Microwave Theory and Techniques, 48(11):2121-2125, Nov. 2000.