메뉴 건너뛰기




Volumn 17, Issue 2, 2005, Pages 441-443

Silica-on-silicon optical sensor based on integrated waveguides and microchannels

Author keywords

Microsensors; Optical directional couplers; Optical planar waveguide components; Optical transducers

Indexed keywords

INTEGRATED OPTICS; MICROSENSORS; OPTICAL WAVEGUIDES; PHOTOSENSITIVITY; REFRACTIVE INDEX; SILICON ON INSULATOR TECHNOLOGY; TEMPERATURE; TRANSDUCERS; WAVEGUIDE COUPLERS;

EID: 13444270738     PISSN: 10411135     EISSN: None     Source Type: Journal    
DOI: 10.1109/LPT.2004.839430     Document Type: Article
Times cited : (35)

References (12)
  • 1
    • 2942704290 scopus 로고    scopus 로고
    • "A prealigned process of integrating optical waveguides with microfluidic devices"
    • Jun
    • V. Lien, Y. Berdichevsky, and Y.-H. Lo, "A prealigned process of integrating optical waveguides with microfluidic devices," IEEE Photon. Technol. Lett., vol. 16, no. 6, pp. 1525-1527, Jun. 2004.
    • (2004) IEEE Photon. Technol. Lett. , vol.16 , Issue.6 , pp. 1525-1527
    • Lien, V.1    Berdichevsky, Y.2    Lo, Y.-H.3
  • 2
    • 0011548611 scopus 로고    scopus 로고
    • "Monolithic integration of microfluidic channels and optical waveguides in silica on silicon"
    • P. Friis, K. Hoppe, O. Leistiko, K. B. Morgensen, J. Hübner, and J. P. Kutter, "Monolithic integration of microfluidic channels and optical waveguides in silica on silicon," Appl. Opt., vol. 40, pp. 6246-6251, 2001.
    • (2001) Appl. Opt. , vol.40 , pp. 6246-6251
    • Friis, P.1    Hoppe, K.2    Leistiko, O.3    Morgensen, K.B.4    Hübner, J.5    Kutter, J.P.6
  • 3
    • 0034162470 scopus 로고    scopus 로고
    • "Flame hydrolysis deposition of glass on silicon for the integration of optical and microfluidic devices"
    • J. M. Ruano, V. Benoit, J. S. Aitchison, and J. M. Cooper, "Flame hydrolysis deposition of glass on silicon for the integration of optical and microfluidic devices," Anal. Chem., vol. 72, pp. 1093-1097, 2000.
    • (2000) Anal. Chem. , vol.72 , pp. 1093-1097
    • Ruano, J.M.1    Benoit, V.2    Aitchison, J.S.3    Cooper, J.M.4
  • 4
    • 0036244165 scopus 로고    scopus 로고
    • "Silicon micromachined hollow optical waveguides for sensing applications"
    • Jan./Feb
    • R. Bernini, S. Campopiano, and L. Zeni, "Silicon micromachined hollow optical waveguides for sensing applications," IEEE J. Sel. Topics Quantum Electron., vol. 8, no. 1, pp. 106-110, Jan./Feb. 2002.
    • (2002) IEEE J. Sel. Topics Quantum Electron. , vol.8 , Issue.1 , pp. 106-110
    • Bernini, R.1    Campopiano, S.2    Zeni, L.3
  • 7
    • 0032048337 scopus 로고    scopus 로고
    • "Normalized analysis for the sensitivity optimization of integrated optical evanescent-wave sensors"
    • Apr
    • O. Parriaux and G. J. Veldhuis, "Normalized analysis for the sensitivity optimization of integrated optical evanescent-wave sensors," J. Lightw. Technol., vol. 16, no. 4, pp. 573-582, Apr. 1998.
    • (1998) J. Lightw. Technol. , vol.16 , Issue.4 , pp. 573-582
    • Parriaux, O.1    Veldhuis, G.J.2
  • 8
    • 0031144388 scopus 로고    scopus 로고
    • "Refractiveindex measurements using an integrated Mach-Zehnder interferometer"
    • T. Shubert, N. Haase, H. Kück, and R. Gottfried-Gottfried, "Refractiveindex measurements using an integrated Mach-Zehnder interferometer," Sens. Actuators A, vol. 60, pp. 109-112, 1997.
    • (1997) Sens. Actuators A , vol.60 , pp. 109-112
    • Shubert, T.1    Haase, N.2    Kück, H.3    Gottfried-Gottfried, R.4
  • 11
    • 0032655744 scopus 로고    scopus 로고
    • "High aspect ratio trench filling using two-step subatmospheric chemical vapor deposited borophosphosilicate glass for <0.18μm device application"
    • L.-Q. Xia, R. Conti, M. Galiano, F. Campana, S. Chandran, D. Cote, D. Restaino, and E. Yieh, "High aspect ratio trench filling using two-step subatmospheric chemical vapor deposited borophosphosilicate glass for <0.18μm device application," J. Electrochem. Soc., vol. 146, pp. 1884-1888, 1999.
    • (1999) J. Electrochem. Soc. , vol.146 , pp. 1884-1888
    • Xia, L.-Q.1    Conti, R.2    Galiano, M.3    Campana, F.4    Chandran, S.5    Cote, D.6    Restaino, D.7    Yieh, E.8
  • 12
    • 29044439170 scopus 로고    scopus 로고
    • "Method of fabricating a semiconductor integrated circuit device having an interlevel dielectric layer with voids between narrowly spaced wiring line"
    • M. Tanaka, "Method of fabricating a semiconductor integrated circuit device having an interlevel dielectric layer with voids between narrowly spaced wiring line," U.S. Patent 6 162 723, 2000.
    • (2000) U.S. Patent 6 162 723
    • Tanaka, M.1


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.