VLSI issues for the implementation of 10GBASE-T Ethernet

Proceedings of the International Conference on Embedded Systems and Applications ESA'04 - Proceedings of the International Conference on VLSI, VLSI'04

Volumn , Issue , 2004, Pages 382-386

  Bates, Stephen ^a  

^a UNIVERSITY OF ALBERTA   (Canada)

Author keywords

10GBASE T; Ethernet; Mixed Signal ASIC

Indexed keywords

APPROXIMATION THEORY; CABLES; NETWORKS (CIRCUITS); PARAMETER ESTIMATION; PROBLEM SOLVING; SIGNAL INTERFERENCE; SILICON; SYNCHRONIZATION; TRANSCEIVERS; TRANSMITTERS;

10GBASE-T; ETHERNET; MAXIMUM PATH LENGTHS; MIXED-SIGNAL ASIC;

VLSI CIRCUITS;

EID: 12744260397     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (14)

1. The Institute of Electrical and Electronic Engineers, IEEE Std 802.3ab, The IEEE, 1999.
2. M. Hatamian et. al., "Design considerations for Gigabit Ethernet 1000BASE-T twisted pair transceivers," in Proceedings of The IEEE Custom Integrated Circuits Conference, 1998.
3. Cicada Semiconductor Inc., "Press Release: Cicada introduces world's first 500mw copper transceiver to accelerate enterprise gigabit ethernet switch deployment," http://www.cicada-semi.com/whats_new/press/PR_Jan14_2004.htm, January 2004.
4. S. Bates and B. Murray, "A 1000BASE-T transceiver PHY: Design and implementation considerations," in Proceedins of The International Conference of Signal Processing Applications, 2000.
5. C. Schlegal and L. Perez., Trellis and Turbo Coding, IEEE, first edition, 2004.
6. V. Guruswami and M. Sudan, "Improved decoding of Reed-Solomon codes," Information Theory, IEEE Transactions on, vol. 45, no. 6, 1999.
7. E. Eleftheriou and S.Olcer, "Low-density parity check codes for Digital Subscriber Lines," in Proceedings of the IEEE International Conference on Communications, 2002.
8. T. J. Richardson and R. L. Urbanke, "Efficient encoding of low-density parity check codes," Information Theory, IEEE Transactions on, vol. 47, no. 2, February 2001.
9. C. J. Howland and A. J. Blanksby, "A 690-mW 1-Gb/s 1024-b, rate 1/2 low density parity check decoder," Solid-State Circuits, IEEE Transactions on, vol. 37, no. 3, pp. 404-412, March 2002.
10. A. J. Felström and K. Sh. Zigangirov, "Time-varying periodic convolutional codes with low-density parity-check matrix," IEEE Trans. Information Theory, vol. 45, no. 6, September 1999.
11. M. Lentmaier D. Truhachev and K. Sh. Zigangirov, "On braided block codes," in Proceedings of the IEEE International Symposium on Information Theory, 2003.
12. G. Geelan and E. Paulus, "An 8b 600MS/S 200mW CMOS folding ADC using amplifier preset," in Proceedings of The IEEE International Solid-State Circuits Conference, 2004.
13. E. Siragausa and I. Galton, "A digitally enhanced 1.8V 15b 40MS/S CMOS pipelined ADC," in Proceedings of The IEEE International Solid-State Circuits Conference, 2004.
14. The Institute of Electrical and Electronic Engineers, IEEE Std 802.3-2002, The IEEE, 2002.