A multiprogrammed workload model for energy and performance estimation of adaptive chip-multiprocessors

Proceedings - International Parallel and Distributed Processing Symposium, IPDPS 2004 (Abstracts and CD-ROM)

Volumn 18, Issue , 2004, Pages 3449-3456

  Nikitovic, Mladen ^a   Brorsson, Mats ^a  

^a ROYAL INSTITUTE OF TECHNOLOGY   (Sweden)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC POTENTIAL; KNOWLEDGE ACQUISITION; MULTIPROCESSING SYSTEMS; MULTIPROGRAMMING; PERFORMANCE; PERSONAL DIGITAL ASSISTANTS; TELECOMMUNICATION TRAFFIC;

CHIP-MULTIPROCESSORS (CMP); DVS; ON-OFF MODELS; TASK CONTROL BLOCK (TCB);

ADAPTIVE SYSTEMS;

EID: 12444304234     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (19)

1. Bochs documentation: http://bochs.sourceforge.net/
2. D. Brooks et. al., Wattch: A Framework for Architectural-level Power Analysis and Optimizations. In Proceedings of the 27th International Symposium on Computer Architecture, pp. 83-94, 2000.
3. D. Burger, T. Austin. The SimpleScalar Tool Set, Version 2.0. Technical Report CS-TR-97-1342, University of Wisconsin, June 1997.
4. M. Calzarossa, L. Massari, and D. Tessera, Workload Characterization - Issues and Methodologies. In G. Haring, C. Lindemann and M. Reiser, editors, Performance Evaluation - Origins and Directions, volume 1769 of Lecture Notes in Computer Science, pp. 459-484, Springer-Verlag, 2000.
5. L. T. Clark et. al., An Embedded 32-b Microprocessor Core for Low-Power and High-Performance Applications, IEEE Solid-State Circuits, Volume 36, Issue 11, pp. 1599 -1608.
6. R. Fromm et al., The Energy Efficiency Of Iram Architectures. In Proceedings of IEEE International Symposium on Computer Architecture, pp. 327-337, 1997.
7. C. J. Huges, V. S. Pai, S. V. Adve, Rsim: Simulating Shared-Memory multiprocessors with ILP Processors, In IEEE Computer, pp. 40-49, 2002.
8. R. Jain and S.A. Routhier. Packet Trains - Measurements and a New Model for Computer Network Traffic. In IEEE Journal on Selected Areas in Communications, SAC-4(6), pp. 986-995, 1994.
9. C. Lee et. al., Mediabench: A tool for evaluating and synthesizing multimedia and communications systems. In Proceedings of International Symposium on Micro architecture, pp. 330-335, 1997.
10. D. Magdic, Limes: a multiprocessor simulation environment for PC platforms, In Proceedings of International Conference on Microelectronics, Volume: 2, pp. 841-844, 14-17 Sept. 1997.
11. P. S. Magnusson, M. Christemsson, J. Eskilson, D. Forsgren, G Hållberg, J. Högberg, F. Larsson, A. Moestedt, B. Werner, Simics: A Full System Simulation Platform, In IEEE Computer, pp. 50-58, 2002.
12. S.S. Mukherjee, S.K. Reinhardt, B. Falsafi, M. Litzkow, M.D. Hill, D.A. Wood, S. Huss-Lederman, J.R. Larus, Wisconsin Wind Tunnel II: a fast, portable parallel architecture simulator, In IEEE Concurrency, Volume: 8 Issue: 4, pp. 12-20, Oct.-Dec. 2000.
13. M. Nikitovic and M. Brorsson, A Low Power Strategy for Future Mobile Terminals. In Proceedings of the International Conference on Design, Automation, and Test in Europe (DATE). To appear as an interactive presentation. Feb. 2004.
14. J.M. Rabaey and M. Pedram, Low Power Design Methodologies. 1996, ISBN 0-7923-9630-8.
15. M. Rosenblum, S.A Herrod, E. Witchel, A. Gupta, Complete Computer System Simulation: The SimOS approach, In IEEE Journal of Parallel and Distributed Technology, pp. 34-43, 995.
16. L. Schaelicke, M. Parker, ML-RSIM Reference Manual, tech. report 02-10, Department of Computer Science and Engineering, Univ. of Notre Dame, Notre Dame, Ind., 2002.
17. J.F. Shoch and J.A. Hupp. Measured Performance of an Ethernet Local Network. In Communications of the ACM, 23(12), pp. 771-721, 1980.
18. M. Wakabayashi, H. Amano, Environment for multiprocessor simulator development, In Proceedings of International Symposium on Parallel Architectures, Algorithms and Networks, pp. 64-71, 7-9 Dec. 2000.
19. M. Wang, T. Madhyastha, N. H. Chan, S. Papadimitriou, C. Faloutsos, Data Mining Meets Performance Evaluation: Fast Algorithms for Modeling Bursty Traffic, In IEEE Proceedings of International Conference on Data Engineering, pp. 2001.