I/O placement for FPGAs with multiple I/O standards

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 23, Issue 2, 2004, Pages 315-320

  Mak, Wai Kei ^a  

^a NATIONAL TSING HUA UNIVERSITY   (Taiwan)

Author keywords

Field programmable gate arrays (FPGA); FPGA placement; I O standards; Input output (I O) placement; Integer linear program (ILP)

Indexed keywords

ALGORITHMS; CONSTRAINT THEORY; CURRENT VOLTAGE CHARACTERISTICS; INTEGER PROGRAMMING; LINEAR PROGRAMMING; STANDARDS;

INPUT OUTPUT PLACEMENT; INTEGER LINEAR PROGRAM;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 1242308404     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCAD.2003.822106     Document Type: Article

References (10)

1. "Using Selectable I/O Standards in APEX 20 KE, APEX 20KC & MAX 7000B Devices," Altera Corp., San Jose, CA, Application Note 117, Dec. 2001.
2. J. Anderson, J. Saunders, S. Nag, C. Madabhushi, and R. Jayaraman, "A placement algorithm for FPGA designs with multiple I/O standards," in Proc. 10th Int. Conf. Field Program. Logic Applicat. Lecture Notes Comput. Sci. 1896, R. W. Hartenstein and H. Grünbacher, Eds, Berlin, Germany, 2000, pp. 211-220.
3. M. Berkelaar. 1p_solve. [Online]. Available: ftp://ftp.es.elec.tue.nl/pub/lp_solve.
4. G. B. Dantzig, Linear Programming and Extensions. Princeton, N.J.: Princeton Univ. Press, 1963.
5. W. K. Mak, "I/O placement for FPGA with multiple I/O standards," in Proc. ACM Int. Symp. Field Program. Gate Arrays, 2003, pp. 51-57.
6. H. A. Taha, Operations Research: An Introduction, 5th ed. New York: MacMillan, 1992.
7. "Product Data Sheet," Xilinx Inc., July 2002. Virtex 2.5 V Field Programmable Gate Arrays.
8. "Product Data Sheet," Xilinx Inc., July 2002. Virtex-E 1.8 V Field Programmable Gate Arrays.
9. "Advance Product Specification," Xilinx Inc., July 2002. Virtex-II 1.5 V Field Programmable Gate Arrays.
10. "Advance Product Specification," Xilinx Inc., June 2002. Virtex-II Pro Field Programmable Gate Arrays.