VLSI algorithms, architectures, and implementation of a versatile GF(2 m) processor

IEEE Transactions on Computers

Volumn 49, Issue 10, 2000, Pages 1064-1073

  Hasan, M A ^a,b   Wassal, A G ^a,c  

^a IEEE   (Canada)

^b UNIVERSITY OF WATERLOO   (Canada)

^c PMC Sierra Ltd Burnaby   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

CANONICAL BASIS; CRYPTOGRAPHIC PROCESSOR; DATAPATH; GALOIS FIELD PROCESSOR; TRIANGULAR BASIS;

ALGORITHMS; COMPUTATIONAL METHODS; CRYPTOGRAPHY; ELECTRONIC COMMERCE; GENERAL PURPOSE COMPUTERS; INTERFACES (COMPUTER); OPTIMIZATION; POLYNOMIALS; VLSI CIRCUITS;

REDUCED INSTRUCTION SET COMPUTING;

EID: 0034291490     PISSN: 00189340     EISSN: None     Source Type: Journal    
DOI: 10.1109/12.888042     Document Type: Article

References (22)

1. M.A. Sirbu, "Credits and Debits on the Internet," IEEE Spectrum, vol. 34, no. 2, pp. 23-29, Feb. 1997.
2. C.H. Fancher, "In Your Pocket: Smartcards," IEEE Spectrum, vol. 34, no. 2, pp. 47-53, Feb. 1997.
3. R. Lidl and H. Niederreiter, Introduction to Finite Fields and Their Applications. Cambridge, U.K.: Cambridge Univ. Press, 1986.
4. T. Hasegawa, J. Nakajima, and M. Matsui, "A Practical Implementation of Elliptic Curve Cryptosystem over GF(p) on a 16-Bit Microcomputer," Proc. First Int'l Workshop Practice and Theory in Public Key Cryptography, PKC '98, Feb. 1998.
5. D. Naccache and D. M'Raihi, "Cryptographic Smart Cards," IEEE Micro, vol. 16, no. 3, pp. 14-24, June 1996.
6. J.-F. Dhem, D. Veithen, and J.-J. Quisquater, "SCALPS: Smart Card for Limited Payment Systems," IEEE Micro, vol. 16, no. 3, pp. 42-51, June 1996.
7. 255," IEEE J. Selected Areas in Comm., vol. 11, pp. 804-813, June 1993.
8. M.A. Hasan and M. Ebtedaei, "Efiicient Architectures for Computations over Variable Dimensional Galois Fields," IEEE Trans. Circuits and Systems-I. Fundamental Theory and Applications, vol. 45, no. 11, pp. 1,205-1,211, Nov. 1998.
9. B. Green and G. Drolet, "A Universal Reed-Solomon Decoder Chip," Proc. 16th Biennial Symp. Comm., pp. 327-330, May 1992.
10. Y.R. Shayan, "Versatile Reed-Solomon Decoder," PhD thesis, Concordia Univ., Montreal, Canada, 1990.
11. M.A. Hasan and V.K. Bhargava, "Architecture for a Low Complexity Rate-Adaptive Reed-Solomon Encoder," IEEE Trans. Computers, vol. 44, no. 7, pp. 938-942, July 1995.
12. m)," Proc. Int'l Symp. Information Theory, p. 49, 1995.
13. R.E. Blahut, Theory and Practice of Error Control Codes. Reading, Mass.: Addison-Wesley, 1984.
14. n)," Proc. Advances in Cryptology-CRYPTO '95, pp. 43-56, 1995.
15. C.J. Zarowski, "Parallel Implementation of the Schur Berlekamp-Massey Algorithm on a Linearly Connected Processor Array," IEEE Trans. Computers, vol. 44, no. 7, pp. 930-933, July 1995.
16. E.D. Mastrovito, "VLSI Architectures for Computations in Galois Fields," PhD thesis, Dept. of Electrical Eng., Linköping Univ., Sweden, 1991.
17. G. Seroussi, "Table of Low-Weight Binary Irreducible Polynomials," Technical Report HPL-98-135, Hewlett-Packard Laboratories, Palo Alto, Calif., Aug. 1998. http://www.hpl.hp.com/ techreports/98/HPL-98-135.html.
18. S. Blake-Wilson, "SEC1: Elliptic Curve Cryptography," Certicom Research, Working Draft Ver. 0.4, Toronto, Canada, Aug. 1999. http://www.secg.org/drafts.htm.
19. M.A. Hasan and A.G. Wassal, "A Variable Dimension Galois Field Coprocessor with a Double-Bases Approach," Technical Report E&CE no. 2000-03, Univ. of Waterloo, Canada, 2000.
20. N.H.E. Weste and K. Eshraghian, Principles of CMOS VLSI Design, A Systems Perspective. Addison-Wesley, 1994.
21. Synopsys, Inc., Synopsy Online Documentations v1998.08-1, 1998.
22. E. De Win and B. Parneel, "Elliptic Curve Public-Key Cryptosystems - An Introduction," State of the Art in Applied Cryptography-Course on Computer Security and Industrial Cryptography, pp. 131-141, Springer-Verlag, 1998.