On the construction of monitors for temporal logic properties

Electronic Notes in Theoretical Computer Science

Volumn 55, Issue 2, 2001, Pages 181-199

  Geilen, Marc ^a  

^a EINDHOVEN UNIVERSITY OF TECHNOLOGY   (Netherlands)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; AUTOMATA THEORY; COMPUTER PROGRAM LISTINGS; COMPUTER PROGRAMMING LANGUAGES; COMPUTER SIMULATION; CONCURRENT ENGINEERING;

CONCURRENT SYSTEMS; MODEL-CHECKING; REACTIVE SYSTEMS; TEMPORAL LOGIC;

FORMAL LOGIC;

EID: 11344253696     PISSN: 15710661     EISSN: None     Source Type: Journal    
DOI: 10.1016/S1571-0661(04)00252-X     Document Type: Conference Paper

References (13)

1. Alpern B., Schneider F. Defining liveness. Information processing letters. 21:1985;181-185
2. Canfield W., E. Emerson and A. Saha, Checking formal specifications under simulation, in: Proceedings International Conference on Computer Design. VLSI in Computers and Processors (1997), pp. 455-460.
3. Daniele M., F. Giunchiglia and M. Y. Vardi, Improved automata generation for linear temporal logic, in: N. Halbwachs and D. Peled, editors, Computer Aided Verification: 11th International Conference Proceedings, CAV'99, Trento, Italy, July 6-10, 1999 (LNCS 1633) (1999), pp. 249-260.
4. D'Souza D., "On-the-Fly Verification for Linear Time Temporal Logic," Master's thesis, SPIC Mathematical Institute, Madras (1997).
5. Etessami K. and G. Holzman, Optimising büchi automata, in: Proceedings of the 11th Int. Conf. On Concurrency Theory (CONCUR'2000) (2000), pp. 153-167.
6. Geilen M., J. Voeten, P. van der Putten, L. van Bokhoven and M. Stevens, Object-Oriented modelling and specification using SHE, Journal of Computer Languages, special issue for VFM'99 (to be published) (2000).
7. Gerth R., D. Peled, M. Vardi and P. Wolper, Simple on-the-Fly automatic verification of linear temporal logic, in: Proc. IFIP/WG6.1 Symp. Protocol Specification Testing and Verification (PSTV95), Warsaw Poland (1995), pp. 3-18.
8. Hoffmann D., J. Ruf, T. Kropf and W. Rosenstiel, Simulation meets verification - checking temporal properties in System C, in: F. Vajda, editor, Proceedings of the 26th EUROMICRO Conference - Volume I, Maastricht, the Netherlands, Sept 5-7, 2000 (2000), pp. 435-438.
9. Kupferman O. and M. Y. Vardi, Model checking of safety properties, in: N. Halbwachs and D. Peled, editors, Computer Aided Verification: 11th International Conference Proceedings, CAV'99, Trento, Italy, July 6-10, 1999 (LNCS 1633) (1999), pp. 172-183.
10. Lichtenstein O. and A. Pnueli, Checking that finite state concurrent programs satisfy their linear specification, in: Proc. Of Twelfth Annual ACM Symposium on Principles of Programming Languages (1985), pp. 97-107.
11. Pnueli A., The temporal logic of programs, in: Proc. Of the 18th Annual Symposium on Foundations of Computer Science (1977), pp. 46-57.
12. Sistla A. Safety, liveness and fairness in temporal logic. Formal Aspects of Computing. 6:1994;495-511
13. Vardi M. and P. Wolper, An Automata-Theoretic approach to automatic program verification, in: Proc. Of Logic in Computing Science, 1986.