Design space issues for intrinsic evolvable hardware

Proceedings - 2004 NASA/DoD Conference on Evolvable Hardware

Volumn , Issue , 2004, Pages 231-234

  Hereford, James ^a   Gwaltney, David ^b  

^a MURRAY STATE UNIVERSITY   (United States)

^b NASA MARSHALL SPACE FLIGHT CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

EVOLVABLE HARDWARE (EHW); MUTATIONS; POPULATION SIZE; PROGRAMMING STRING;

COMPUTER PROGRAMMING; EVOLUTIONARY ALGORITHMS; FIELD PROGRAMMABLE GATE ARRAYS; GENETIC ALGORITHMS; STATISTICAL METHODS; SYSTEMS ANALYSIS;

COMPUTER HARDWARE;

EID: 11244349051     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EH.2004.1310835     Document Type: Conference Paper

References (14)

1. G. Harik, E. Cantu-Paz, D. Goldberg, B. Miller, "The gambler's ruin problem, genetic algorithms, and the sizing of populations", Evolutionary Computation, vol. 7, number 3, pp. 231-253, 1999.
2. D. Goldberg, K Deb, J. Clark, "Genetic Algorithms, noise, and the sizing of populations", Complex Systems, vol. 6, pp 333-362, 1992.
3. D. Patterson, J. Hennessy, Computer Organization and Design: The Hardware/Software Interface, Morgan Kaufmann, San Francisco, 1998.
4. A. Stoica, R. Zebulum, M. I. Ferguson, D. Keymeulen, V. Duong, X. Quo, "Evolving circuits in seconds: Experiments with a stand-alone board-level evolvable system", 2002 NASA/DoD Conf. on Evolvable Hardware, July 2002, pp. 67-74.
5. J. Koza, M. Keane, M. Streeter, W. Mydlowec, J. Yu, G. Lanza, Genetic Programming IV: Routine Human-Competitive Machine Intelligence, Kluwer, 2003.
6. M. I. Ferguson, R. Zebulum, D. Keymeulen, and A. Stoica, "An Evolvable Hardware Platform Based on DSP and FPTA", Genetic and Evolutionary Computation Conf. (GECCO-2002), July 2002, pp. 145-152.
7. J. Lohn, G. Larchev, R. DeMara, "Evolutionary Fault Recovery in a Virtex FPGA Using a Representation that Incorporates Routing", International Parallel and Distributed Processing Symposium (IPDPS'03), April 22 - 26, 2003.
8. P. Layzell, "Reducing Hardware Evolution's Dependency on FPGAs," Proc of MicroNeuro '99, 7th International Conf. on Microelectronics for Neural, Fuzzy and Bio-inspired Systems., CA. April 1999, pp171-178.
9. J. Langeheine, K. Meier, J. Schemmel, "Intrinsic Evolution of Quasi DC solutions for Transistor Level Analog Electronic Circuits Using a CMOS FTPA Chip," 2002 NASA/DoD Conf. on Evolvable Hardware, pp. 75-84.
10. J. Lohn, G. Haith, S. Colombana, D. Stassinopoulos, "Towards Evolving Electronic Circuits for Autonomous Space Applications," Proc of the 2000 IEEE Aerospace Conf., March 2000, pp 476-486, Vol. 5.
11. J. Bothelo, B. Leonardo, Vieira, F. Pedro and A. Mesquita, "An Experiment on Nonlinear Synthesis Using Evolutionary Techniques Based only on CMOS Transistors," 2003 NASA/DoD Conf. on Evolvable Hardware, pp. 50-58.
12. D. Goldberg, The Design of Innovation Lessons From and For Competent Genetic Algorithms, Kluwer Academic Publishers, Boston, MA USA, 2002.
13. A. Stoica, R. Zebulum, D. Keymeulen, M.I. Ferguson, and X. Guo, "Scalability Issues in Evolutionary Synthesis of Electronic Circuits: Lessons Learned and Challenges Ahead," AAAI Spring Symposium on Computational Synthesis, March 24-26, 2003.
14. V. Vassilev and J. Miller, "Scalability Problems of Digital Circuit Evolution," 2nd NASA/DOD Workshop on Evolvable Hardware, U.S.A., 2000.