A new digital architecture of inverse function delayed neuron with the stochastic logic

Midwest Symposium on Circuits and Systems

Volumn 2, Issue , 2004, Pages

  Li, Hongge ^a   Hayakawa, Yoshihiro ^a   Sato, Shigeo ^a   Nakajima, Koji ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; DIFFERENTIAL EQUATIONS; MATHEMATICAL MODELS; NEUROLOGY; PROBABILISTIC LOGICS; STOCHASTIC PROGRAMMING;

DIGITAL ARCHITECTURE; INVERSE FUNCTIONS; NEURONS; STOCHASTIC LOGICS;

FIELD PROGRAMMABLE GATE ARRAYS;

EID: 11144271093     PISSN: 15483746     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (13)

1. J.J Hopfield and D.W. Tank, "'Neural' computation of decisions optimization problems," Biological Cybern., vol.52, pp.141-152, 1985.
2. Michel Verleysen, B. Sirletti, A. M. Vandemeulebroecke and P. A. Jespers, "Neural networks for High-Storage Content-Addressable Memory: VLSI circuit and learning Algorithm" IEEE Journal of solid-state circuits, vol.24, No.3, June 1989.
3. Alan F. Murray and A.V. W. Smith, "Asynchronous VLSI Neural Networks Using Pulse-Stream Arithmetic," IEEE Journal of Solid-State circuits, vol.23, No.3, June 1988.
4. M. Kinjo, S. Sato, K. Nakajima, "Hardware implementation of a DBM network with nonmonotonic neurons," IEICE Trans.Inform.Syst., vol. E85-D, pp.558-567, 2002.
5. D. Hammerstrom, "A VLSI architecture for high-performance, low-cost, on-chip learning," proc, IEEE/INNS Inter, Joint conf. Neaural Networs, vol.2, 1990.
6. David E. van den bout, T. Miller, "A Digital Architecture Employing Stochasticism for the Simulation of Hopfield Neural network", IEEE Trans. On circuits and systems, vol.36, No.5, May 1989.
7. Y. Kondo, Y. Sawada, "Functional Abilities of a Stochastic Logic Neural Network" IEEE Trans. On neural network, vol. 3, No. 3, May 1992.
8. Y. C. Kim, M. A. Shanblatt, "Random Noise Effects in Pulse-Mode Digital Multiplayer Neural Networks" IEEE Trans. On neural network, vol. 6, No. 1, January 1995.
9. H. Hikawa, "Frequency-Based Multiplayer Neural Network with On-chip Learning and Enhanced Neuron Characteristics" IEEE Trans. On neural network, vol. 10, No. 3, May 1999.
10. S.I. Amari, "Learning patterns and pattern sequences by self-organizing nets of threshold elements", IEEE Trans.Comput. 21 1197-206, 1972.
11. K. Nakajima, Y. Hayakawa. "Characteristics of Inverse Delayed Model for Neural Computation", NOLTA 10, 2002.
12. S. Sato, K. Nemoto, S. Skimoto, M.Kinjo, K. Nakajima, "Implementation of a New Neuronchip Using Stochastic Logic" IEEE Trans. On neural network, vol. 14, No.5, September 2003.
13. T. Kawashima, A.Ishiguro, A.Okuma, "An architecture of small-scaled neuro-hardware using probabilistically coded pulse Neurons", Electrical Engineering in Japan,Vol.139, No.4,2002.