|
Volumn 51, Issue 6 II, 2004, Pages 3609-3614
|
SET tolerant CMOS comparator
|
Author keywords
Analog to digital converters (ADCs); Auto zeroing techniques; CMOS mixed signal circuits; Comparators; Folded cascode; Hardening by design; Hardness by design; Radiation hardening; Single event effects (SEEs); Single event transients (SETs)
|
Indexed keywords
ANALOG TO DIGITAL CONVERSION;
COMPARATOR CIRCUITS;
COMPUTER SIMULATION;
MATHEMATICAL MODELS;
RADIATION HARDENING;
TRANSIENTS;
AUTO-ZEROING TECHNIQUES;
CMOS MIXED SIGNAL CIRCUITS;
FOLDED CASCODE;
HARDENING-BY-DESIGN;
HARDNESS BY DESIGN;
SINGLE-EVENT EFFECTS (SEE);
SINGLE-EVENT TRANSIENTS (SET);
SINGLE-EVENT UPSETS (SEU);
SPICE SIMULATION;
CMOS INTEGRATED CIRCUITS;
|
EID: 11044235033
PISSN: 00189499
EISSN: None
Source Type: Journal
DOI: 10.1109/TNS.2004.839161 Document Type: Conference Paper |
Times cited : (26)
|
References (6)
|