메뉴 건너뛰기




Volumn 51, Issue 6 II, 2004, Pages 3609-3614

SET tolerant CMOS comparator

Author keywords

Analog to digital converters (ADCs); Auto zeroing techniques; CMOS mixed signal circuits; Comparators; Folded cascode; Hardening by design; Hardness by design; Radiation hardening; Single event effects (SEEs); Single event transients (SETs)

Indexed keywords

ANALOG TO DIGITAL CONVERSION; COMPARATOR CIRCUITS; COMPUTER SIMULATION; MATHEMATICAL MODELS; RADIATION HARDENING; TRANSIENTS;

EID: 11044235033     PISSN: 00189499     EISSN: None     Source Type: Journal    
DOI: 10.1109/TNS.2004.839161     Document Type: Conference Paper
Times cited : (26)

References (6)
  • 1
    • 0036624502 scopus 로고    scopus 로고
    • Single-event transient (SET) characterization of an LM119 voltage comparator: An approach to SET model validation using pulsed laser
    • June
    • S. Buchner, D. McMorrow, A. L. Sternberg, L. W. Massengill, R. L. Pease, and M. Maher, "Single-Event Transient (SET) characterization of an LM119 voltage comparator: an approach to SET model validation using pulsed laser," IEEE Trans. Nucl. Sci., vol. 49, pp. 1502-1508, June 2002.
    • (2002) IEEE Trans. Nucl. Sci. , vol.49 , pp. 1502-1508
    • Buchner, S.1    McMorrow, D.2    Sternberg, A.L.3    Massengill, L.W.4    Pease, R.L.5    Maher, M.6


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.