Modeling and evaluation of positive-feedback source-coupled logic

IEEE Transactions on Circuits and Systems I: Regular Papers

Volumn 51, Issue 12, 2004, Pages 2345-2355

  Alioto, M ^a   Pancioni, L ^a   Rocchi, S ^a   Vignoli, V ^a  

^a UNIVERSITY OF SIENA   (Italy)

Author keywords

High speed; Logic style; Model; MOS current mode logic (MCML); Power efficient; Source coupled logic

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC NETWORK ANALYSIS; EQUIVALENT CIRCUITS; INTEGRATED CIRCUITS; MATHEMATICAL MODELS; OSCILLATORS (ELECTRONIC); TRANSISTORS;

LOGIC STYLE; MOS CURRENT MODE LOGIC (MCML); NMOS TRANSISTORS; POWER EFFICIENT; RING OSCILLATOR; SOURCE COUPLED LOGIC;

LOGIC CIRCUITS;

EID: 10944256335     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/TCSI.2004.838149     Document Type: Article

References (37)

1. I. Fujimori et al., "A 5-V single chip delta-sigma audio A/D converter with 111 dB dynamic range," IEEE J. Solid-State Circuits vol. 32, pp. 329-336, Mar. 1997.
2. S. Jantzi, K. Martin, and A. Sedra, "Quadrature bandpass Σ Δ modulator for digital radio," IEEE J. Solid-State Circuits, vol. 32, pp. 1935-1949, 1997.
3. B. Kup, E. Dijkmans, P. Naus, and J. Sneep, "A bit-stream digital-to-analog converter with 18-b resolution," IEEE J. Solid-State Circuits, vol. 26, pp. 1757-1763, Dec. 1991.
4. H. Leopold, G. Winkler, P. O'Leary, K. Ilzer, and J. Jernej, "A monolithic CMOS 20-b analog-to-digital converter," IEEE J. Solid-State Circuits, vol. 26, pp. 910-916, July 1991.
5. B. Del Signore, D. Kerth, N. Sooch, and E. Swanson, "A monolithic 20-b delta-sigma A/D converter," IEEE J. Solid-State Circuits, vol. 25, pp. 1311-1317, Dec. 1990.
6. D. Allstot, S. Chee, S. Kiaei, and M. Shristawa, "Folded source-coupled logic vs. CMOS static logic for low-noise mixed-signal ICs," IEEE Trans. Circuits Syst. I, vol. 40, pp. 553-563, Sept. 1993.
7. D. Su, M. Loinaz, S. Masui, and B. Wooley, "Experimental results and modeling techniques for substrate noise in mixed-signal integrated circuits," IEEE J. Solid-State Circuits, vol. 28, pp. 420-430, Apr. 1993.
8. S. Masui, "Simulation of substrate coupling in mixed-signal MOS circuits," in Proc. Symp. VLSI Circuits, 1992, pp. 42-43.
9. B. Stanistic, N. Verghese, R. Rutenbar, L. Carley, and D. Allstot, "Addressing substrate coupling in mixed-mode ICs: Simulation and power distribution synthesis," IEEE J. Solid-State Circuits, vol. 29, pp. 226-238, Mar. 1994.
10. C. Choy, C. Chan, and M. Ku, "A feedback control circuit design technique to suppress power noise in high speed output driver," in Proc. ISCAS, Apr. 1995, pp. 307-310.
11. C. Choy, C. Chan, M. Ku, and J. Povazanec, "Design procedure of low-noise high-speed adaptive output drivers," in Proc. ISCAS, 1997, pp. 1796-1799.
12. T. Takaramoto, S. Harajiri, M. Sawada, O. Kobayashi, and K. Gotoh, " A bonded-SOI-wafer CMOS 16-bit 50-KSPS delta-sigma ADC," in Proc. IEEE Custom Integrated Circuit Conf., 1991, pp. 18.1.1-18.1.4.
13. S. Kiaei, S. Chee, and D. Allstot, "CMOS source-coupled logic for mixed-mode VLSI," in Proc. Int. Symp. Circuits Systems, 1990, pp. 1608-1611.
14. S. Kiaei and D. Allstot, "Low-noise logic for mixed-mode VLSI circuits," Microelectron. J., vol. 23, no. 2, pp. 103-114, 1992.
15. S. Maskal, S. Kiaei, and D. Allstot, "Synthesis techniques for CMOS folded source-coupled logic circuits," IEEE J. Solid-State Circuits vol. 27, pp. 1157-1167, Aug. 1992.
16. R. Sàez, M. Kayal, M. Declercq, and M. Schneider, "Digital circuit techniques for mixed analog/digital circuits applications," in Proc. ICECS, Rodos, Greece, 1996.
17. R. Senthinatan and J. Prince, "Application specific CMOS output driver circuit design techniques to reduce simultaneous switching noise," IEEE J. Solid-State Circuits, vol. 28, pp. 1383-1388, Dec. 1993.
18. J. Kundan and S. Hasan, "Current mode BiCMOS folded source-coupled logic circuits," in Proc. ISCAS, June 1997, pp. 1880-1883.
19. K. Jayabalan and S. R. Hasan, "Current-mode BiCMOS folded source-coupled logic circuits," in Proc. ISCAS, June 1997, pp. 1880-1883.
20. R. Saez, M. Kayal, M. Declercq, and M. Schneider, "Design guidelines for CMOS current steering logic," in Proc. ISCAS, 1997, pp. 1872-1875.
21. H. Ng and D. Allstot, "CMOS current steering logic for low-voltage mixed-signal integrated circuits," IEEE Trans. VLSI Syst., vol. 5, pp. 301-308, Sept. 1997.
22. J. Kundan and S. Hasan, "Enhanced folded source-coupled logic technique for low-voltage mixed-signal integrated circuits," IEEE Trans. Circuits Syst. II, vol. 47, pp. 810-817, Aug. 2000.
23. J. Rabaey and M. Pedram, Eds., Low Power Design Methodologies. Norwell, MA: Kluwer, 1996.
24. M. Alioto, G. Palumbo, and S. Pennisi, "Modeling of source coupled logic gates," Int. J. Circuit Theory Applicat., vol. 30, no. 4, pp. 459-477, 2002.
25. M. Alioto and G. Palumbo, "Design strategies for source coupled logic gares," IEEE Trans. Circuits Syst. I, vol. 50, pp. 640-654, May 2003.
26. G. R. Wilson, "Advances in bipolar VLSI," Proc. IEEE, vol. 78, pp. 1707-1719, Nov. 1990.
27. R. L. Treadway, "DC analysis of current mode logic," IEEE Circuits Devices Mag., vol. 5, pp. 21-35, Mar. 1989.
28. P. Ng, T. Balsara, and D. Steiss, "Performance of CMOS differential circuits," IEEE J. Solid-State Circuits, vol. 31, pp. 841-846, June 1997.
29. H. J. Greub, J. F. Mcdonald, T. Creedon, and T. Yamaguchi, "High-performance standard cell library and modeling technique for differential advanced bipolar current tree logic," IEEE J. Solid-State Circuits, vol. 26, pp. 749-762, May 1991.
30. B. Razavi, Y. Ota, and R. Swartz, "Design techniques for low-voltage high speed digital bipolar circuits," IEEE J. Solid-State Circuits vol. 29, no. 2, pp. 332-339, Mar. 1994.
31. K. Hwang, Computer Arithmetic: Principles, Architecture, and Design New York: Wiley, 1979.
32. Y. Akazawa, H. Kikuchi, A. Iwata, T. Matsuura, and T. Takahashi, " Low power 1 GHz frequency synthesizer LSIs," IEEE J. Solid-State Circuits, vol. SC-18, pp. 115-120, Feb. 1983.
33. A. Sedra and K. Smith, Microelectronic Circuits. New York: Saunders, 1989.
34. P. Gray and R. Meyer, Analysis and Design of Analog Integrated Circuits, 3rd ed. New York: Wiley, 1993.
35. J. Rabaey, A. Chandrakasan, and B. Nikolic, Digital Integrated Circuits (A Design Perspective). Englewood Cliffs, NJ: Prentice-Hall, 2002.
36. A. Chandrakasan, W. J. Bowhill, and F. Fox, Design of High-Performance Microprocessor Circuits. Piscataway, NJ: IEEE Press, 2001.
37. D. Harris, Skew-Tolerant Circuit Design. San Mateo, CA: Morgan Kaufmann, 2000.